
# SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS


SLLS067G - AUGUST 1990 - REVISED APRIL 2006

- Bidirectional Transceiver
- Meets or Exceeds the Requirements of ANSI Standard TIA/EIA-485-A and ISO 8482:1987(E)
- High-Speed Low-Power LinBiCMOS™ Circuitry
- Designed for High-Speed Operation in Both Serial and Parallel Applications
- Low Skew
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Very Low Disabled Supply Current . . . 200
   μA Maximum
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Thermal-Shutdown Protection
- Driver Positive-and Negative-Current Limiting
- Open-Circuit Failsafe Receiver Design
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection
- Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control / Print Support Qualification to Automotive Standards

#### description

The SN55LBC176, SN65LBC176, SN65LBC176Q, and SN75LBC176 differential bus transceivers are monolithic, integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. They are designed for balanced transmission lines and meet ANSI Standard TIA/EIA–485–A (RS-485) and ISO 8482:1987(E).





NC-No internal connection

#### **Function Tables**

#### DRIVER

| INPUT | ENABLE | OUTF | PUTS |
|-------|--------|------|------|
| D     | DE     | Α    | В    |
| Н     | Н      | Н    | L    |
| L     | Н      | L    | Н    |
| X     | L      | Z    | Z    |

### RECEIVER

| DIFFERENTIAL INPUTS  VID = VIA - VIB | ENABLE<br>RE | OUTPUT<br>R |
|--------------------------------------|--------------|-------------|
| V <sub>ID</sub> ≥ 0.2 V              | L            | Н           |
| −0.2 V < V <sub>ID</sub> < 0.2 V     | L            | ?           |
| V <sub>ID</sub> ≤ −0.2 V             | L            | L           |
| X                                    | Н            | Z           |
| Open                                 | L            | Н           |

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS and LinASIC are trademarks of Texas Instruments Incorporated



## SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067G - AUGUST 1990 - REVISED APRIL 2006


### description (continued)

The SN55LBC176, SN65LBC176, SN65LBC176Q, and SN75LBC176 combine a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can externally connect together to function as a direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{CC} = 0$ . This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. Very low device supply current can be achieved by disabling the driver and the receiver.

These transceivers are suitable for ANSI Standard TIA/EIA-485 (RS-485) and ISO 8482 applications to the extent that they are specified in the operating conditions and characteristics section of this data sheet. Certain limits contained in TIA/EIA-485-A and ISO 8482:1987 (E) are not met or cannot be tested over the entire military temperature range.


The SN55LBC176 is characterized for operation from -55°C to 125°C. The SN65LBC176 is characterized for operation from -40°C to 85°C, and the SN65LBC176Q is characterized for operation from -40°C to 125°C. The SN75LBC176 is characterized for operation from 0°C to 70°C.

## logic symbol†



#### † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)




#### **AVAILABLE OPTIONS**

| T <sub>A</sub> | PACKAGE | PART NUMBER   | PART MARKING  |
|----------------|---------|---------------|---------------|
| 200 1- 7000    | SOP     | SN75LBC176D   | 7LB176        |
| 0°C to 70°C    | PDIP    | SN75LBC176P   | 75LBC176      |
| 4000 1- 0500   | SOP     | SN65LBC176D   | 6LB176        |
| -40°C to 85°C  | PDIP    | SN65LBC176P   | 65LBC176      |
| 4000 1- 44000  | SOP     | SN65LBC176QD  | LB176Q        |
| -40°C to 110°C | SOP     | SN65LBC176QDR | LB176Q        |
| 5500 to 40500  | LCCC    | SNJ55LBC176FK | SNJ55LBC176FK |
| -55°C to 125°C | CDIP    | SNJ55LBC176JG | SNJ55LBC176   |



## schematics of inputs and outputs



## absolute maximum ratings†

| Supply voltage, V <sub>CC</sub> (see Note 1)    |                                |
|---|--------------------------------|
| Voltage range at any bus terminal               |                                |
| Input voltage, V <sub>I</sub> (D, DE, R, or RE) | )                              |
| Receiver output current, IO                     | ± 10 mA                        |
| Continuous total power dissipation              | n See Dissipation Rating Table |
| Storage temperature range, T <sub>stq</sub>     | –65°C to 150°C                 |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

| PACKAGE | THERMAL<br>MODEL    | T <sub>A</sub> < 25°C<br>POWER RATING | DERATING FACTOR<br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> = 70°C<br>POWER RATING | T <sub>A</sub> = 85°C<br>POWER RATING | T <sub>A</sub> = 110°C<br>POWER RATING |
|---------|---------------------|---------------------------------------|--|---------------------------------------|---------------------------------------|--|
|         | Low K <sup>†</sup>  | 526 mW                                | 5.0 mW/°C                                      | 301 mW                                | 226 mW                                | _                                      |
| D       | High K <sup>‡</sup> | 882 mW                                | 8.4 mW/°C                                      | 504 mW                                | 378 mW                                | _                                      |
| Р       |                     | 840 mW                                | 8.0 mW/°C                                      | 480 mW                                | 360 mW                                | _                                      |
| JG      |                     | 1050 mW                               | 8.4 mW/°C                                      | 672 mW                                | 546 mW                                | 210 mW                                 |
| FK      |                     | 1375 mW                               | 11.0 mW/°C                                     | 880 mW                                | 715 mW                                | 440 mW                                 |

 $<sup>^\</sup>dagger$  In accordance with the low effective thermal conductivity metric definitions of EIA/JESD 51–3.



<sup>‡</sup> In accordance with the high effective thermal conductivity metric definitions of EIA/JESD 51–7.

## SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067G - AUGUST 1990 - REVISED APRIL 2006

## recommended operating conditions

|  |               | MIN  | NOM | MAX  | UNIT |
|--|---------------|------|-----|------|------|
| Supply voltage, V <sub>CC</sub>  |               | 4.75 | 5   | 5.25 | V    |
| Voltage at any bus terminal (separately or common mode), V <sub>I</sub> or V <sub>IC</sub>   |               | -7   |     | 12   | V    |
| High-level input voltage, V <sub>IH</sub>  | D, DE, and RE | 2    |     |      | V    |
| Low-level input voltage, V <sub>IL</sub>   | D, DE, and RE |      |     | 8.0  | V    |
| Differential input voltage, V <sub>ID</sub> (see Note 2)   |               | -12  |     | 12   | V    |
| High-level output current, IOH   | Driver        | -60  |     |      | mA   |
|  | Receiver      | -400 |     |      | μΑ   |
| Law law law tast something   | Driver        |      |     | 60   |      |
| High-level output current, I <sub>OH</sub> Low-level output current, I <sub>OL</sub>   | Receiver      |      |     | 8    | mA   |
| Junction temperature, T <sub>J</sub>   |               |      |     | 140  | °C   |
|  | SN55LBC176    | -55  |     | 125  |      |
| Operating free cir temperature T.  | SN65LBC176    | -40  |     | 85   | °C   |
| Operating nee-all temperature, 1A  | SN65LBC176Q   | -40  |     | 125  | C    |
| /oltage at any bus terminal (separately or common mode digh-level input voltage, VIH cow-level input voltage, VIL composition of the composition o | SN75LBC176    | 0    |     | 70   |      |

NOTE 2: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



#### **DRIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                    | PARAMETER  | TE  | ST CONDITIONS                       |                                     | MIN   | MAX  | UNIT |
|--------------------|--|---|-------------------------------------|-------------------------------------|---|------|------|
| VIK                | Input clamp voltage                                  | I <sub>I</sub> = –18 mA                         |                                     |                                     | -1.5  |      | V    |
| VO                 | Output voltage                                       | IO = 0  |                                     |                                     | 0   | 6    | V    |
| ∣VOD1∣             | Differential output voltage                          | IO = 0  |                                     |                                     | 1.5   | 6    | V    |
| V <sub>OD2</sub>   | Differential output voltage                          | R <sub>L</sub> = 54 $\Omega$ ,<br>See Note 3    | See Figure 1,                       | 55LBC176,<br>65LBC176,<br>65LBC176Q | 1.1   |      | ٧    |
|                    |  |   |                                     | 75LBC176                            | 0 6 1.5 6 2.176, 2.176, 2.176 |      |      |
| V <sub>OD3</sub>   | Differential output voltage                          | V <sub>test</sub> = -7 V to 12 V,<br>See Note 3 | 55LCB176,<br>65LCB176,<br>65LBC176Q |                                     | 1.1   |      | ٧    |
|                    |  |   |                                     | 75LBC176                            | 1.5   | 5    |      |
| Δ  V <sub>OD</sub> | Change in magnitude of differential output voltage † |   |                                     | -                                   | -0.2  | 0.2  | ٧    |
| Voc                | Common-mode output voltage                           | $R_L = 54 \Omega$ or 100 $\Omega$ ,             | See Figure 1                        |                                     | -1  | 3    | V    |
| Δ  V <sub>OC</sub> | Change in magnitude of common-mode output voltage†   |   |                                     | -0.2                                | 0.2   | ٧    |      |
|                    | •  | Output disabled,                                | V <sub>O</sub> = 12 V               |                                     |   | 1    |      |
| IO                 | Output current                                       | See Note 4                                      | V <sub>O</sub> = -7 V               |                                     | -0.8  |      | mA   |
| lін                | High-level input current                             | V <sub>I</sub> = 2.4 V                          |                                     |                                     | -100  |      | μΑ   |
| I <sub>I</sub> L   | Low-level input current                              | V <sub>I</sub> = 0.4 V                          |                                     |                                     | -100  |      | μΑ   |
|                    |  | $V_0 = -7 V$                                    |                                     |                                     | -250  |      |      |
|                    | Chart singuit autout auroat                          | V <sub>O</sub> = 0                              |                                     |                                     | -150  |      | A    |
| los                | Short-circuit output current                         | $V_O = V_{CC}$                                  |                                     |                                     |   | 050  | mA   |
|                    |  | V <sub>O</sub> = 12 V                           |                                     |                                     |   | 250  |      |
|                    |  |   | Receiver disabled                   | 55LBC176,<br>65LBC176Q              |   | 1.75 |      |
|                    | Complex grows at                                     | $V_I = 0$ or $V_{CC}$ ,                         | and driver enabled                  | 65LBC176,<br>75LBC176               |   | 1.5  | 4    |
| Icc                | Supply current                                       | No load 55LBC17                                 | Receiver and driver                 | 55LBC176,<br>65LBC176Q              |   | 0.25 | mA   |
|                    |  |   | disabled                            |                                     |   | 0.2  |      |

 $<sup>^{\</sup>dagger}\Delta$  | V<sub>OD</sub> | and  $\Delta$  | V<sub>OC</sub> | are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input changes from a high level to a low level.

NOTES: 3. This device meets the  $V_{\mbox{OD}}$  requirements of TIA/EIA-485-A above 0°C only.



<sup>4.</sup> This applies for both power on and off; refer to TIA/EIA-485-A for exact conditions.

## SN55LBC176, SN65LBC176, SN65LBC176Q, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

SLLS067G - AUGUST 1990 - REVISED APRIL 2006

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

| PARAMETER           |  | TEST CONDITIONS                        |              | SN55LBC176<br>SN65LBC176Q |     | SN65LBC176<br>SN75LBC176 |     |      | UNIT |    |    |
|---------------------|--|--|--------------|---------------------------|-----|--------------------------|-----|------|------|----|----|
|                     |  |  |              |                           | TYP | MAX                      | MIN | TYP† | MAX  |    |    |
| t <sub>d</sub> (OD) | Differential output delay time                             |  |              | 8                         |     | 31                       | 8   |      | 25   | ns |    |
| t <sub>t</sub> (OD) | Differential output transition time                        | R <sub>L</sub> = 54 Ω,<br>See Figure 3 | _            | $C_L = 50 pF$ ,           |     | 12                       |     |      | 12   |    | ns |
| t <sub>sk(p)</sub>  | Pulse skew (  t <sub>d(ODH)</sub> - t <sub>d(ODL)</sub>  ) |  |              |                           |     |                          | 6   |      | 0    | 6  | ns |
| tPZH                | Output enable time to high level                           | $R_L = 110 \Omega$ ,                   | See Figure 4 |                           |     | 65                       |     |      | 35   | ns |    |
| tPZL                | Output enable time to low level                            | $R_L = 110 \Omega$ ,                   | See Figure 5 |                           |     | 65                       |     |      | 35   | ns |    |
| tPHZ                | Output disable time from high level                        | $R_L = 110 \Omega$ ,                   | See Figure 4 |                           |     | 105                      |     |      | 60   | ns |    |
| t <sub>PLZ</sub>    | Output disable time from low level                         | $R_L = 110 \Omega$ ,                   | See Figure 5 |                           |     | 105                      | ·   | ·    | 35   | ns |    |

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### **SYMBOL EQUIVALENTS**

| OTHIDOL EQUIVALENTO  |   |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|
| DATA SHEET PARAMETER | RS-485  |  |  |  |  |  |
| Vo                   | V <sub>oa</sub> , V <sub>ob</sub>               |  |  |  |  |  |
| ∣V <sub>OD1</sub> ∣  | V <sub>O</sub>                                  |  |  |  |  |  |
| ∣V <sub>OD2</sub> ∣  | $V_t (R_L = 54 \Omega)$                         |  |  |  |  |  |
| V <sub>OD3</sub>     | V <sub>t</sub> (test termination measurement 2) |  |  |  |  |  |
| Δ V <sub>OD</sub>    | $   \vee_t   -   \overline{\vee}_t   $          |  |  |  |  |  |
| Voc                  | V <sub>os</sub>                                 |  |  |  |  |  |
| ∆ Voc                | $ V_{OS} - \overline{V}_{OS} $                  |  |  |  |  |  |
| los                  | None  |  |  |  |  |  |
| lo                   | I <sub>ia</sub> , I <sub>ib</sub>               |  |  |  |  |  |

#### **RECEIVER SECTION**

# electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

|                  | PARAMETER  |  | TEST CONDITIONS                      |   | MIN   | TYP† | MAX  | UNIT |
|------------------|--|--|--------------------------------------|---|-------|------|------|------|
| V <sub>IT+</sub> | Positive-going input threshold voltage                                   | V <sub>O</sub> = 2.7 V,                            | $I_{O} = -0.4 \text{ mA}$            |   |       |      | 0.2  | V    |
| VIT-             | Negative-going input threshold voltage                                   | V <sub>O</sub> = 0.5 V,                            | I <sub>O</sub> = 8 mA                |   | -0.2‡ |      |      | V    |
| V <sub>hys</sub> | Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> _) (see Figure 4) |  |                                      |   |       | 50   |      | mV   |
| VIK              | Enable-input clamp voltage   | $I_{I} = -18 \text{ mA}$                           |                                      |   | -1.5  |      |      | V    |
| Vон              | High-level output voltage  | V <sub>ID</sub> = 200 mV,<br>See Figure 6          | $I_{OH} = -400  \mu A,$              |   | 2.7   |      |      | ٧    |
| VOL              | Low-level output voltage   | V <sub>ID</sub> = -200 mV,<br>See Figure 6         | I <sub>OL</sub> = 8 mA,              |   |       |      | 0.45 | ٧    |
| loz              | High-impedance-state output current                                      | V <sub>O</sub> = 0.4 V to 2.4 V                    | /                                    |   | -20   |      | 20   | μΑ   |
|                  | Line Secret consent  | Other input = 0 V,                                 | V <sub>I</sub> = 12 V                |   |       |      | 1    | 0    |
| i <sub>l</sub>   | Line input current   | See Note 5   | V <sub>I</sub> = -7 V                |   | -0.8  |      |      | mA   |
| lιΗ              | High-level enable-input current  | V <sub>IH</sub> = 2.7 V                            |                                      |   | -100  |      |      | μΑ   |
| I <sub>IL</sub>  | Low-level enable-input current   | V <sub>IL</sub> = 0.4 V                            |                                      |   | -100  |      |      | μΑ   |
| rı               | Input resistance   |  |                                      |   | 12    |      |      | kΩ   |
|                  |  |  | Receiver enabled and driver disabled |   |       |      | 3.9  | mA   |
| ICC              | Supply current   | V <sub>I</sub> = 0 or V <sub>CC</sub> ,<br>No load | Receiver and driver disabled         | SN55LBC176,<br>SN65LBC176,<br>SN65LBC176Q |       |      | 0.25 | mA   |
|                  |  |  |                                      | SN75LBC176                                |       |      | 0.2  |      |

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 15 pF

| PARAMETER          |  | TEST CONDITIONS                                    | SN55LBC176<br>SN65LBC176Q |     | SN65LBC176<br>SN75LBC176 |                  |     | UNIT |
|--------------------|--|--|---------------------------|-----|--------------------------|------------------|-----|------|
|                    |  |  | MIN                       | MAX | MIN                      | TYP <sup>†</sup> | MAX |      |
| tPLH               | Propagation delay time, low- to high-level single-ended output | V <sub>ID</sub> = -1.5 V to 1.5 V,<br>See Figure 7 | 11                        | 37  | 11                       |                  | 33  | ns   |
| tPHL               | Propagation delay time, high- to low-level single-ended output |  | 11                        | 37  | 11                       |                  | 33  | ns   |
| t <sub>sk(p)</sub> | Pulse skew ( tpLH - tpHL )                                     |  |                           | 10  |                          | 3                | 6   | ns   |
| <sup>t</sup> PZH   | Output enable time to high level                               | 0 5  |                           | 35  |                          |                  | 35  | ns   |
| tPZL               | Output enable time to low level                                | See Figure 8                                       |                           | 35  |                          |                  | 30  | ns   |
| tPHZ               | Output disable time from high level                            | See Figure 8                                       |                           | 35  |                          |                  | 35  | ns   |
| tPLZ               | Output disable time from low level                             | See Figure 6                                       |                           | 35  |                          |                  | 30  | ns   |

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet.

NOTE 5: This applies for both power on and power off. Refer to ANSI Standard RS-485 for exact conditions.

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Driver V<sub>OD</sub> and V<sub>OC</sub>

V<sub>test</sub>  $\mathbf{375}~\Omega$ 

Figure 2. Driver VOD3




Figure 3. Driver Test Circuit and Voltage Waveforms




Figure 4. Driver Test Circuit and Voltage Waveforms




Figure 5. Driver Test Circuit and Voltage Waveforms

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_{O} = 50 \Omega$ .
  - B. CL includes probe and jig capacitance.



## PARAMETER MEASUREMENT INFORMATION





Figure 6. Receiver VOH and VOL



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 
  - B. C<sub>L</sub> includes probe and jig capacitance.


Figure 7. Receiver Test Circuit and Voltage Waveforms

#### THERMAL CHARACTERISTICS - D PACKAGE

| PARAMETER  | TEST CONDITIONS   | MIN   | TYP  | MAX | UNIT  |  |
|--|---|-------|------|-----|-------|--|
| handing to each install and the second and installed       | Low-K board, no air flow  | 199.4 |      |     |       |  |
| Junction–to–ambient thermal reisistance, θ <sub>JA</sub> † | High-K board, no air flow   |       | 119  |     | 00004 |  |
| Junction-to-board thermal reisistance, θJB                 | High-K board, no air flow   |       | 67   |     | °C/W  |  |
| Junction-to-case thermal reisistance, θ <sub>JC</sub>      |   |       | 46.6 |     | 1     |  |
| Average power dissipation, P(AVG)                          | R <sub>L</sub> = 54 $\Omega$ , input to D is 10 Mbps 50% duty cycle square wave, V <sub>CC</sub> = 5.25 V, T <sub>J</sub> = 130 °C. |       |      | 330 | mW    |  |
| Thermal shutdown junction temperature, T <sub>SD</sub>     |   |       | 165  |     | °C    |  |

<sup>†</sup> See TI application note literature number SZZA003, Package Thermal Characterization Methodologies, for an explanation of this parameter.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_$ 

Figure 8. Receiver Test Circuit and Voltage Waveforms

B. C<sub>L</sub> includes probe and jig capacitance.

#### THERMAL CHARACTERISTICS OF IC PACKAGES

 $\Theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

 $\Theta_{JA}$  is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\Theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\Theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives *best case* in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in  $\Theta_{JA}$  can be measured between these two test cards

 $\Theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\Theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with  $\Theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\Theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold–plate structure.  $\Theta_{JB}$  is only defined for the high-k test card.

 $\Theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 1).





Figure 1. Thermal Resistance

#### **MECHANICAL INFORMATION**

## D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

#### **MECHANICAL INFORMATION**

## FK (S-CQCC-N\*\*)

#### 28 TERMINALS SHOWN

### LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold-plated.
  - E. Falls within JEDEC MS-004



## **MECHANICAL INFORMATION**

## JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE PACKAGE**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8

#### **MECHANICAL INFORMATION**

## P (R-PDIP-T8)

## **PLASTIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg\_info.htm





com 18-Sep-2008

#### **PACKAGING INFORMATION**

| Orderable Device | Status (1) | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | e Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| 5962-9318301Q2A  | ACTIVE     | LCCC            | FK                 | 20   | 1              | TBD                       | POST-PLATE       | N / A for Pkg Type           |
| 5962-9318301QPA  | ACTIVE     | CDIP            | JG                 | 8    | 1              | TBD                       | A42 SNPB         | N / A for Pkg Type           |
| SN65LBC176D      | ACTIVE     | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65LBC176DG4    | ACTIVE     | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65LBC176DR     | ACTIVE     | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65LBC176DRG4   | ACTIVE     | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65LBC176P      | ACTIVE     | PDIP            | Р                  | 8    | 50             | Pb-Free<br>(RoHS)         | CU NIPDAU        | N / A for Pkg Type           |
| SN65LBC176PE4    | ACTIVE     | PDIP            | Р                  | 8    | 50             | Pb-Free<br>(RoHS)         | CU NIPDAU        | N / A for Pkg Type           |
| SN65LBC176QD     | ACTIVE     | SOIC            | D                  | 8    | 75             | TBD                       | CU NIPDAU        | Level-1-220C-UNLIM           |
| SN65LBC176QDG4   | ACTIVE     | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65LBC176QDR    | ACTIVE     | SOIC            | D                  | 8    | 2500           | TBD                       | CU NIPDAU        | Level-1-220C-UNLIM           |
| SN65LBC176QDRG4  | ACTIVE     | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN75LBC176D      | ACTIVE     | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN75LBC176DG4    | ACTIVE     | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN75LBC176DR     | ACTIVE     | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN75LBC176DRG4   | ACTIVE     | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN75LBC176P      | ACTIVE     | PDIP            | Р                  | 8    | 50             | Pb-Free<br>(RoHS)         | CU NIPDAU        | N / A for Pkg Type           |
| SN75LBC176PE4    | ACTIVE     | PDIP            | Р                  | 8    | 50             | Pb-Free<br>(RoHS)         | CU NIPDAU        | N / A for Pkg Type           |
| SNJ55LBC176FK    | ACTIVE     | LCCC            | FK                 | 20   | 1              | TBD                       | POST-PLATE       | N / A for Pkg Type           |
| SNJ55LBC176JG    | ACTIVE     | CDIP            | JG                 | 8    | 1              | TBD                       | A42 SNPB         | N / A for Pkg Type           |

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## **PACKAGE OPTION ADDENDUM**

18-Sep-2008

compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN55LBC176, SN65LBC176, SN75LBC176:

Automotive: SN65LBC176-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



## TAPE AND REEL INFORMATION





|   |            | Dimension designed to accommodate the component width     |
|---|------------|---|
|   |            | Dimension designed to accommodate the component length    |
| P | <b>〈</b> 0 | Dimension designed to accommodate the component thickness |
|   |            | Overall width of the carrier tape                         |
| П | P1         | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|---|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN65LBC176DR | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |
| SN65LBC176DR | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |
| SN75LBC176DR | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |
| SN75LBC176DR | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |





\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65LBC176DR | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |
| SN65LBC176DR | SOIC         | D               | 8    | 2500 | 346.0       | 346.0      | 29.0        |
| SN75LBC176DR | SOIC         | D               | 8    | 2500 | 346.0       | 346.0      | 29.0        |
| SN75LBC176DR | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |

### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



## D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



## JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

## P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg\_info.htm

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

| Applications       |                           |
|--------------------|---------------------------|
| Audio              | www.ti.com/audio          |
| Automotive         | www.ti.com/automotive     |
| Broadband          | www.ti.com/broadband      |
| Digital Control    | www.ti.com/digitalcontrol |
| Medical            | www.ti.com/medical        |
| Military           | www.ti.com/military       |
| Optical Networking | www.ti.com/opticalnetwork |
| Security           | www.ti.com/security       |
| Telephony          | www.ti.com/telephony      |
| Video & Imaging    | www.ti.com/video          |
| Wireless           | www.ti.com/wireless       |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated