

TPS20xxB Current-Limited, Power-Distribution Switches

1 Features

- 70-mΩ High-Side MOSFET
- 500-mA Continuous Current
- Thermal and Short-Circuit Protection
- Accurate Current Limit (0.75 A Minimum, 1.25 A Maximum)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report (OC̄)
- No OC̄ Glitch During Power Up
- Maximum Standby Supply Current: 1-µA (Single, Dual) or 2-µA (Triple, Quad)
- Ambient Temperature Range: -40°C to 85°C
- UL Recognized, File Number E169910
- Additional UL Recognition for TPS2042B and TPS2052B for Ganged Configuration

2 Applications

- Heavy Capacitive Loads
- Short-Circuit Protections

3 Description


The TPS20xxB power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices incorporate 70-mΩ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OC̄) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1 A (typical).

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS20xxB	SOIC (8)	4.90 mm × 3.91 mm
	SOIC (16)	9.90 mm × 3.91 mm
	SOT-23 (5)	2.90 mm × 1.60 mm
	HVSSOP (8)	3.00 mm × 3.00 mm
	SON (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated

Typical Application Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features	1	9.3 Feature Description.....	21
2 Applications	1	9.4 Device Functional Modes.....	23
3 Description	1	10 Application and Implementation	24
4 Revision History	2	10.1 Application Information.....	24
5 General Switch Catalog	3	10.2 Typical Application.....	24
6 Pin Configuration and Functions	3	11 Power Supply Recommendations	37
7 Specifications	6	11.1 Undervoltage Lockout (UVLO).....	37
7.1 Absolute Maximum Ratings.....	6	12 Layout	38
7.2 ESD Ratings.....	6	12.1 Layout Guidelines.....	38
7.3 Recommended Operating Conditions.....	6	12.2 Layout Example.....	38
7.4 Thermal Information.....	6	12.3 Power Dissipation.....	38
7.5 Electrical Characteristics.....	7	12.4 Thermal Protection.....	38
7.6 Dissipation Ratings.....	9	13 Device and Documentation Support	40
7.7 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD).....	9	13.1 Receiving Notification of Documentation Updates.....	40
7.8 Typical Characteristics (TPS2051BDBV and TPS2052BD).....	14	13.2 Related Links.....	40
8 Parameter Measurement Information	17	13.3 Support Resources.....	40
9 Detailed Description	18	13.4 Trademarks.....	40
9.1 Overview.....	18	13.5 Electrostatic Discharge Caution.....	40
9.2 Functional Block Diagrams.....	18	13.6 Glossary.....	40
		14 Mechanical, Packaging, and Orderable Information	40

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision M (June 2016) to Revision N (July 2023)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Update TPS2051BDBV and TPS2052BD electrical characteristics, including overcurrent trip threshold, high-level output supply current and undervoltage lockout.....	7
• Updated TPS2051BDBV and TPS2052BD Typical Characteristics.....	14
• Moved overcurrent description from Application and Implementation section to Detailed Description section.....	22
• Added TPS2051BDBV and TPS2052BD overcurrent description.....	22

Changes from Revision L (June 2011) to Revision M (June 2016)	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	6

5 General Switch Catalog


GENERAL SWITCH CATALOG						
33 mΩ, Single 	80 mΩ, Single 	80 mΩ, Dual 	80 mΩ, Dual 	80 mΩ, Triple 	80 mΩ, Quad 	80 mΩ, Quad
TPS201xA 0.2 A to 2 A TPS202x 0.2 A to 2 A TPS203x 0.2 A to 2 A	TPS2014 600 mA TPS2015 1 A TPS2041B 500 mA TPS2051B 500 mA TPS2045A 250 mA TPS2049 100 mA TPS2061 1 A TPS2065 1 A TPS2068 1.5 A TPS2069 1.5 A	TPS2042B 500 mA TPS2052B 500 mA TPS2046B 250 mA TPS2056 250 mA TPS2062 1 A TPS2066 1 A TPS2060 1.5 A TPS2064 1.5 A	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	TPS2043B 500 mA TPS2053B 500 mA TPS2047B 250 mA TPS2057A 250 mA TPS2063 1 A TPS2067 1 A	TPS2044B 500 mA TPS2054B 500 mA TPS2048A 250 mA TPS2058 250 mA	TPS2085 500 mA TPS2086 500 mA TPS2087 500 mA TPS2095 250 mA TPS2096 250 mA TPS2097 250 mA

6 Pin Configuration and Functions




† All enable outputs are active high for the TPS205xB series.

Figure 6-1. TPS2041B and TPS2051B: DBV Package 5-Pin SOT-23 Top View




† All enable outputs are active high for the TPS205xB series.

Figure 6-2. TPS2041B and TPS2051B: D and DGN Packages 8-Pin SOIC and HVSSOP Top View




† All enable outputs are active high for the TPS205xB series.

Figure 6-3. TPS2042B and TPS2052B: D and DGN Packages 8-Pin SOIC and HVSSOP Top View




† All enable outputs are active high for the TPS205xB series.

Figure 6-4. TPS2042B and TPS2052B: DRB Package 8-Pin SON Top View



† All enable outputs are active high for the TPS205xB series.

Figure 6-5. TPS2043B and TPS2053B: D Package 16-Pin SOIC Top View



† All enable outputs are active high for the TPS205xB series.

Figure 6-6. TPS2044B and TPS2054B: D Package 16-Pin SOIC Top View

Table 6-1. Pin Functions (TPS2041B and TPS2051B)

NAME	PIN				I/O	DESCRIPTION		
	TPS2041B		TPS2051B					
	SOIC AND DGN		SOT-23					
EN	4	—	4	—	I	Enable input, logic low turns on power switch		
EN	—	4	—	4	I	Enable input, logic high turns on power switch		
GND	1	1	2	2	—	Ground		
IN	2, 3	2, 3	5	5	I	Input voltage		
OC	5	5	3	3	O	Overcurrent open-drain output, active-low		
OUT	6, 7, 8	6, 7, 8	1	1	O	Power-switch output		

Table 6-2. Pin Functions (TPS2042B and TPS2052B)

PIN			I/O	DESCRIPTION
NAME	TPS2042B	TPS2052B		
	SOIC, HVSSOP, SON			
EN1	3	—	I	Enable input, logic low turns on power switch IN-OUT1
EN2	4	—	I	Enable input, logic low turns on power switch IN-OUT2
EN1	—	3	I	Enable input, logic high turns on power switch IN-OUT1
EN2	—	4	I	Enable input, logic high turns on power switch IN-OUT2
GND	1	1	—	Ground
IN	2	2	I	Input voltage
OC1	8	8	O	Overcurrent, open-drain output, active low, IN-OUT1
OC2	5	5	O	Overcurrent, open-drain output, active low, IN-OUT2
OUT1	7	7	O	Power-switch output, IN-OUT1
OUT2	6	6	O	Power-switch output, IN-OUT2
PowerPAD TM	—	—	—	Internally connected to GND; used to heat-sink the part to the circuit board traces. Should be connected to GND pin.

Table 6-3. Pin Functions (TPS2043B and TPS2053B)

PIN			I/O	DESCRIPTION
NAME	TPS2043B	TPS2053B		
	SOIC	SOIC		
EN1	3	—	I	Enable input, logic low turns on power switch IN1-OUT1
EN2	4	—	I	Enable input, logic low turns on power switch IN1-OUT2
EN3	7	—	I	Enable input, logic low turns on power switch IN2-OUT3
EN1	—	3	I	Enable input, logic high turns on power switch IN1-OUT1
EN2	—	4	I	Enable input, logic high turns on power switch IN1-OUT2
EN3	—	7	I	Enable input, logic high turns on power switch IN2-OUT3
GND	1, 5	1, 5	—	Ground
IN1	2	2	I	Input voltage for OUT1 and OUT2
IN2	6	6	I	Input voltage for OUT3
NC	8, 9, 10	8, 9, 10	—	No connection
OC1	16	16	O	Overcurrent, open-drain output, active low, IN1-OUT1
OC2	13	13	O	Overcurrent, open-drain output, active low, IN1-OUT2
OC3	12	12	O	Overcurrent, open-drain output, active low, IN2-OUT3
OUT1	15	15	O	Power-switch output, IN1-OUT1
OUT2	14	14	O	Power-switch output, IN1-OUT2
OUT3	11	11	O	Power-switch output, IN2-OUT3

Table 6-4. Pin Functions (TPS2044B and TPS2054B)

PIN			I/O	DESCRIPTION
NAME	TPS2044B	TPS2054B		
	SOIC	SOIC		
EN1	3	—	I	Enable input, logic low turns on power switch IN1-OUT1
EN2	4	—	I	Enable input, logic low turns on power switch IN1-OUT2
EN3	7	—	I	Enable input, logic low turns on power switch IN2-OUT3
EN4	8	—	I	Enable input, logic low turns on power switch IN2-OUT4
EN1	—	3	I	Enable input, logic high turns on power switch IN1-OUT1
EN2	—	4	I	Enable input, logic high turns on power switch IN1-OUT2

Table 6-4. Pin Functions (TPS2044B and TPS2054B) (continued)

NAME	PIN		I/O	DESCRIPTION
	TPS2044B	TPS2054B		
	SOIC	SOIC		
EN3	—	7	I	Enable input, logic high turns on power switch IN2-OUT3
EN4	—	8	I	Enable input, logic high turns on power switch IN2-OUT4
GND	1, 5	1, 5	—	Ground
IN1	2	2	I	Input voltage for OUT1 and OUT2
IN2	6	6	I	Input voltage for OUT3 and OUT4
OC1	16	16	O	Overcurrent, open-drain output, active low, IN1-OUT1
OC2	13	13	O	Overcurrent, open-drain output, active low, IN1-OUT2
OC3	12	12	O	Overcurrent, open-drain output, active low, IN2-OUT3
OC4	9	9	O	Overcurrent, open-drain output, active low, IN2-OUT4
OUT1	15	15	O	Power-switch output, IN1-OUT1
OUT2	14	14	O	Power-switch output, IN1-OUT2
OUT3	11	11	O	Power-switch output, IN2-OUT3
OUT4	10	10	O	Power-switch output, IN2-OUT4

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
$V_{I(IN)}$, $V_{I(INx)}$	Input voltage ⁽²⁾	-0.3	6	V
$V_{O(OUT)}$, $V_{O(OUTx)}$ ⁽²⁾	Output voltage	-0.3	6	V
$V_{I(\bar{EN})}$, $V_{I(\bar{ENx})}$, $V_{I(EN)}$, $V_{I(ENx)}$	Input voltage	-0.3	6	V
$V_{I(IOC)}$, $V_{I(\bar{OCX})}$	Voltage range	-0.3	6	V
$I_{O(OUT)}$, $I_{O(OUTx)}$	Continuous output current	Internally limited		
	Continuous total power dissipation	See <i>Dissipation Ratings</i>		
T_J	Operating virtual junction temperature	-40	125	°C
T_{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{I(IN)}$, $V_{I(INx)}$	Input voltage	2.7	5.5	5.5	V
$V_{I(\bar{EN})}$, $V_{I(\bar{ENx})}$, $V_{I(EN)}$, $V_{I(ENx)}$	Input voltage	0	5.5	5.5	V
$I_{O(OUT)}$, $I_{O(OUTx)}$	Continuous output current	0	500	500	mA
T_J	Operating virtual junction temperature	-40	125	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS2042xx and TPS2053xx					UNIT
	D (SOIC)		DBV (SOT-23)	DGN (HVSOP)	DRB (SON)	
	8 PINS	16 PINS	5 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.3	81.6	208.6	53.6	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	67.6	42.7	122.9	58.7	53
$R_{\theta JB}$	Junction-to-board thermal resistance	59.6	39.1	37.8	35.5	14.2
Ψ_{JT}	Junction-to-top characterization parameter	20.3	10.4	14.6	2.7	1.2
Ψ_{JB}	Junction-to-board characterization parameter	59.1	38.8	36.9	35.3	14.2

7.4 Thermal Information (continued)

THERMAL METRIC ⁽¹⁾	TPS2042xx and TPS2053xx					UNIT
	D (SOIC)		DBV (SOT-23)	DGN (HVSSOP)	DRB (SON)	
	8 PINS	16 PINS	5 PINS	8 PINS	8 PINS	
$R_{\theta JC(\text{bot})}$ Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	6.7	7.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

over recommended operating junction temperature range, $V_{I(\text{IN})} = 5.5 \text{ V}$, $I_O = 0.5 \text{ A}$, $V_{I(\text{ENx})} = 0 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾			MIN	TYP	MAX	UNIT		
POWER SWITCH									
$r_{DS(\text{on})}$	Static drain-source on-state resistance, 5-V operation and 3.3-V operation	$V_{I(\text{IN})} = 5 \text{ V}$ or 3.3 V , $I_O = 0.5 \text{ A}$, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$		D and DGN packages	70	135	$\text{m}\Omega$		
	Static drain-source on-state resistance, 2.7-V operation	$V_{I(\text{IN})} = 2.7 \text{ V}$, $I_O = 0.5 \text{ A}$, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$		DBV package only	95	140			
t_r	Rise time, output	$V_{I(\text{IN})} = 5.5 \text{ V}$	$C_L = 1 \mu\text{F}$, $R_L = 10 \Omega$	$T_J = 25^\circ\text{C}$	0.6	1.5	ms		
t_f	Fall time, output	$V_{I(\text{IN})} = 2.7 \text{ V}$			0.4	1			
ENABLE INPUT EN AND ENx									
V_{IH}	High-level input voltage	$2.7 \text{ V} \leq V_{I(\text{IN})} \leq 5.5 \text{ V}$			2		V		
V_{IL}	Low-level input voltage	$2.7 \text{ V} \leq V_{I(\text{IN})} \leq 5.5 \text{ V}$				0.8			
I_I	Input current	$V_{I(\text{ENx})} = 0 \text{ V}$ or 5.5 V			-0.5	0.5	μA		
t_{on}	Turnon time	$C_L = 100 \mu\text{F}$, $R_L = 10 \Omega$				3	ms		
t_{off}	Turnoff time	$C_L = 100 \mu\text{F}$, $R_L = 10 \Omega$				10			
CURRENT LIMIT									
I_{os}	Short-circuit output current	$V_{I(\text{IN})} = 5 \text{ V}$, OUT connected to GND, device enabled into short-circuit		$T_J = 25^\circ\text{C}$	0.75	1	1.25		
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$		$0^\circ\text{C} \leq T_J \leq 70^\circ\text{C}$	0.7	1	1.3		
I_{oc} ⁽²⁾	Overcurrent trip threshold	$V_{I(\text{IN})} = 5 \text{ V}$, OUT1 and OUT2 connected to GND, device enabled into short-circuit, measure at IN		$TPS2042\text{B}/52\text{B}$	1.5		A		
		$V_{IN} = 5 \text{ V}$, 100 A/s		TPS2041B TPS2051B (D and DGN packages only)		I_{os}	1.5	1.9	
		$TPS2042\text{B}$ $TPS2052\text{B}$ (DGN package only)				I_{os}	1.55	2	
SUPPLY CURRENT (TPS2041B, TPS2051B)									
Supply current, low-level output		No load on OUT, $V_{I(\text{ENx})} = 5.5 \text{ V}$, or $V_{I(\text{ENx})} = 0 \text{ V}$		$T_J = 25^\circ\text{C}$	0.5	1	μA		
				$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.5	5			

7.5 Electrical Characteristics (continued)

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 0.5 \text{ A}$, $V_{I(ENx)} = 0 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT	
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 0 \text{ V}$, or $V_{I(ENx)} = 5.5 \text{ V}$	TPS2041B	$T_J = 25^\circ\text{C}$	43	60	μA	
		TPS2051B (D and DGN packages only)	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	43	70		
	TPS2051BDBV	$T_J = 25^\circ\text{C}$	75	95			
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	75	95			
Leakage current	OUT connected to ground, $V_{I(ENx)} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1		μA	
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}$, IN = ground		$T_J = 25^\circ\text{C}$	0		μA	
SUPPLY CURRENT (TPS2042B, TPS2052B)							
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 5.5 \text{ V}$		$T_J = 25^\circ\text{C}$	0.5	1	μA	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.5	5		
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 0 \text{ V}$	TPS2042B	$T_J = 25^\circ\text{C}$	50	70	μA	
		TPS2052B (DGN package only)	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	50	90		
	TPS2052BD	$T_J = 25^\circ\text{C}$	95	120		μA	
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	95	120			
Leakage current	OUT connected to ground, $V_{I(ENx)} = 5.5 \text{ V}$		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1		μA	
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}$, IN = ground		$T_J = 25^\circ\text{C}$	0.2		μA	
SUPPLY CURRENT (TPS2043B, TPS2053B)							
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 0 \text{ V}$		$T_J = 25^\circ\text{C}$	0.5	2	μA	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.5	10		
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 5.5 \text{ V}$		$T_J = 25^\circ\text{C}$	65	90	μA	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	65	110		
Leakage current	OUT connected to ground, $V_{I(ENx)} = 0 \text{ V}$		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1		μA	
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}$, INx = ground		$T_J = 25^\circ\text{C}$	0.2		μA	
SUPPLY CURRENT (TPS2044B, TPS2054B)							
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$		$T_J = 25^\circ\text{C}$	0.5	2	μA	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.5	10		
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 0 \text{ V}$, or $V_{I(ENx)} = 5.5 \text{ V}$		$T_J = 25^\circ\text{C}$	75	110	μA	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	75	140		
Leakage current	OUT connected to ground, $V_{I(ENx)} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1		μA	
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}$, INx = ground		$T_J = 25^\circ\text{C}$	0.2		μA	
UNDERVOLTAGE LOCKOUT (All Devices excluding TPS2051BDBV and TPS2052BD)							
Low-level input voltage, IN, INx				2	2.5	V	
Hysteresis, IN, INx	$T_J = 25^\circ\text{C}$			75		mV	
UNDERVOLTAGE LOCKOUT (TPS2051BDBV and TPS2052BD)							
Low-level input voltage, IN, INx				2	2.6	V	
Hysteresis, IN, INx	$T_J = 25^\circ\text{C}$			75		mV	
OVERCURRENT OC and OCx							
Output low voltage, $V_{OL(OCx)}$	$I_{O(OCx)} = 5 \text{ mA}$			0.4		V	
Off-state current	$V_{O(OCx)} = 5 \text{ V}$ or 3.3 V			1		μA	
OC deglitch	OCx assertion or deassertion			4	8	15	ms
THERMAL SHUTDOWN⁽³⁾							
Thermal shutdown threshold				135		$^\circ\text{C}$	

7.5 Electrical Characteristics (continued)

over recommended operating junction temperature range, $V_{I(IN)} = 5.5$ V, $I_O = 0.5$ A, $V_{I(ENx)} = 0$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
Recovery from thermal shutdown			125		°C
Hysteresis			10		°C

- (1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
- (2) TPS2051BDBV and TPS2052BD don't have overcurrent trip threshold. Current will be limited to I_{OS} under different test condition. Check [Section 9.3.7](#) for more details.
- (3) The thermal shutdown only reacts under overcurrent conditions.

7.6 Dissipation Ratings

PACKAGE	THERMAL RESISTANCE, θ_{JA}	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DGN-8		1712.3 mW	17.123 mW/°C	941.78 mW	684.93 mW
D-8		585.82 mW	5.8582 mW/°C	322.20 mW	234.32 mW
D-16		898.47 mW	8.9847 mW/°C	494.15 mW	359.38 mW
DBV-5		285 mW	2.85 mW/°C	155 mW	114 mW
DRB-8 (Low-K) ⁽¹⁾	270 °CW	370 mW	3.71 mW/°C	203 mW	148 mW
DRB-8 (High-K) ⁽²⁾	60 °CW	1600 mW	16.67 mW/°C	916 mW	866 mW

- (1) Soldered PowerPAD on a standard 2-layer PCB without vias for thermal pad. See TI application note [SLMA002](#) for further details.
- (2) Soldered PowerPAD on a standard 4-layer PCB with vias for thermal pad. See TI application note [SLMA002](#) for further details.

7.7 Typical Characteristics (All Devices Excluding TPS2051BDBV and TPS2052BD)

