- Low Supply Voltage Range 1.8 V to 3.6 V
- Ultralow-Power Consumption:
  - Active Mode: 200 μA at 1 MHz, 2.2 V
  - Standby Mode: 0.7 μA
  - Off Mode (RAM Retention): 0.1 μA
- Five Power Saving Modes
- Wake-Up From Standby Mode in less than 6 μs
- 16-Bit RISC Architecture, 125 ns Instruction Cycle Time
- Basic Clock Module Configurations:
  - Various Internal Resistors
  - Single External Resistor
  - 32 kHz Crystal
  - High Frequency Crystal
  - Resonator
  - External Clock Source
- 16-Bit Timer\_A With Three Capture/Compare Registers
- On-Chip Comparator for Analog Signal Compare Function or Slope A/D Conversion

- Serial Communication Interface (USART0) Software-Selects Asynchronous UART or Synchronous SPI
- Serial Onboard Programming,
   No External Programming Voltage Needed
   Programmable Code Protection by Security
   Fuse
- Family Members Include:

MSP430F122: 4KB + 256B Flash Memory

256B RAM

MSP430F123: 8KB + 256B Flash Memory

**256B RAM** 

- Available in a 28-Pin Plastic Small-Outline Wide Body (SOWB) Package, 28-Pin Plastic Thin Shrink Small-Outline Package (TSSOP) and 32-Pin QFN Package
- For Complete Module Descriptions, See the MSP430x1xx Family User's Guide, Literature Number SLAU049

#### description

The Texas Instruments MSP430 family of ultralow power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6µs.

The MSP430F12x series is an ultralow-power mixed signal microcontroller with a built-in 16-bit timer and twenty-two I/O pins. The MSP430F12x series also has a built-in communication capability using asynchronous (UART) and synchronous (SPI) protocols in addition to a versatile analog comparator.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data and display them or transmit them to a host system. Stand alone RF sensor front end is another area of application. The I/O port inputs provide single slope A/D conversion capability on resistive sensors.

#### **AVAILABLE OPTIONS**


		PACKAGED DEVICES	
T <sub>A</sub>	PLASTIC 28-PIN SOWB	PLASTIC 28-PIN TSSOP	PLASTIC 32-PIN QFN
	(DW)	(PW)	(RHB)
-40°C to 85°C	MSP430F122IDW	MSP430F122IPW	MSP430F122IRHB
	MSP430F123IDW	MSP430F123IPW	MSP430F123IRHB



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## pin designation, MSP430x12x



Note: NC pins not internally connected Power Pad connection to V<sub>SS</sub> recommended

## functional block diagram





## **Terminal Functions**

TERI	VINAL				
	DW, PW	RHB	1/0	DESCRIPTION	
NAME	NO.	NO.			
P1.0/TACLK	21	21	I/O	General-purpose digital I/O pin/Timer_A, clock signal TACLK input	
P1.1/TA0	22	22	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output/BSL transmit	
P1.2/TA1	23	23	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output	
P1.3/TA2	24	24	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output	
P1.4/SMCLK/TCK	25	25	I/O	General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for device programming and test	
P1.5/TA0/TMS	26	26	I/O	General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input terminal for device programming and test	
P1.6/TA1/TDI/TCLK	27	27	I/O	General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input terminal or test clock input	
P1.7/TA2/TDO/TDI <sup>†</sup>	28	28	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output terminal or data input during programming	
P2.0/ACLK	8	6	I/O	General-purpose digital I/O pin/ACLK output	
P2.1/INCLK	9	7	I/O	General-purpose digital I/O pin/Timer_A, clock signal at INCLK	
P2.2/CAOUT/TA0	10	8	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0B input/comparator_A, output/BSL receive	
P2.3/CA0/TA1	19	18	I/O	General-purpose digital I/O pin/Timer_A, compare: Out1 output/comparator_A, input	
P2.4/CA1/TA2	20	19	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/comparator_A, input	
P2.5/R <sub>OSC</sub>	3	32	I/O	General-purpose digital I/O pin/Input for external resistor that defines the DCO nominal frequency	
P3.0/STE0	11	9	I/O	General-purpose digital I/O pin/slave transmit enable—USART0/SPI mode	
P3.1/SIMO0	12	10	I/O	General-purpose digital I/O pin/slave in/master out of USART0/SPI mode	
P3.2/SOMI0	13	11	I/O	General-purpose digital I/O pin/slave out/master in of USART0/SPI mode	
P3.3/UCLK0	14	12	I/O	General-purpose digital I/O pin/external clock input—USART0/UART or SPI mode, clock output—USART0/SPI mode clock input	
P3.4/UTXD0	15	13	I/O	General-purpose digital I/O pin/transmit data out—USART0/UART mode	
P3.5/URXD0	16	14	I/O	General-purpose digital I/O pin/receive data in—USART0/UART mode	
P3.6	17	15	I/O	General-purpose digital I/O pin	
P3.7	18	16	I/O	General-purpose digital I/O pin	
RST/NMI	7	5	I	Reset or nonmaskable interrupt input	
TEST	1	29	I	Selects test mode for JTAG pins on Port1	
V <sub>CC</sub>	2	30		Supply voltage	
$V_{SS}$	4	1		Ground reference	
XIN	6	3	I	Input terminal of crystal oscillator	
XOUT	5	2	0	Output terminal of crystal oscillator	
NC		4, 17, 20, 31		No internal connection	
QFN Pad	NA	Package Pad	NA	QFN package pad connection to V <sub>SS</sub> recommended.	

<sup>†</sup> TDO or TDI is selected via JTAG instruction.



#### short-form description

#### **CPU**

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

#### instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.



**Table 1. Instruction Word Formats** 

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5> R5
Single operands, destination only	e.g. CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

**Table 2. Address Mode Descriptions** 

ADDRESS MODE	s	D	SYNTAX	EXAMPLE	OPERATION
Register	•	•	MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	•	•	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	•	•	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	•	•	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	•		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	•		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	•		MOV #X,TONI	MOV #45,TONI	#45> M(TONI)

NOTE: S = source D = destination



#### operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM;
  - All clocks are active
- Low-power mode 0 (LPM0);
  - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 1 (LPM1);
  - CPU is disabled
     ACLK and SMCLK remain active. MCLK is disabled
     DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2);
  - CPU is disabled
     MCLK and SMCLK are disabled
     DCO's dc-generator remains enabled
     ACLK remains active
- Low-power mode 3 (LPM3);
  - CPU is disabled
     MCLK and SMCLK are disabled
     DCO's dc-generator is disabled
     ACLK remains active
- Low-power mode 4 (LPM4);
  - CPU is disabled
    ACLK is disabled
    MCLK and SMCLK are disabled
    DCO's dc-generator is disabled
    Crystal oscillator is stopped



## MSP430x12x MIXED SIGNAL MICROCONTROLLER

SLAS312C - JULY 2001 - REVISED SEPTEMBER 2004

## interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Flash memory	WDTIFG (see Note1) KEYV (see Note 1)	Reset	0FFFEh	15, highest
NMI Oscillator fault Flash memory access violation	NMIIFG (see Notes 1 and 4) OFIFG (see Notes 1 and 4) ACCVIFG (see Notes 1 and 4)	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	14
			0FFFAh	13
			0FFF8h	12
Comparator_A	CAIFG	maskable	0FFF6h	11
Watchdog timer	WDTIFG	maskable	0FFF4h	10
Timer_A3	TACCR0 CCIFG (see Note 2)	maskable	0FFF2h	9
Timer_A3	TACCR1 and TACCR2 CCIFGs, TAIFG (see Notes 1 and 2)	maskable	0FFF0h	8
USART0 receive	URXIFG0	maskable	0FFEEh	7
USART0 transmit	UTXIFG0	maskable	0FFECh	6
			0FFEAh	5
			0FFE8h	4
I/O Port P2 (eight flags – see Note 3)	P2IFG.0 to P2IFG.7 (see Notes 1 and 2)	maskable	0FFE6h	3
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 (see Notes 1 and 2)	maskable	0FFE4h	2
			0FFE2h	1
			0FFE0h	0, lowest


- NOTES: 1. Multiple source flags
  - 2. Interrupt flags are located in the module
  - 3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0-5) are implemented on the '12x devices.
  - 4. (non)-maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable cannot.



## special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

#### interrupt enable 1 and 2



WDTIE: Watchdog-timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog

timer is configured in interval timer mode.

OFIE: Oscillator-fault-interrupt enable
NMIIE: Nonmaskable-interrupt enable

ACCVIE: Flash access violation interrupt enable



URXIE0: USART0: UART and SPI receive-interrupt enable UTXIE0: USART0: UART and SPI transmit-interrupt enable

#### interrupt flag register 1 and 2



WDTIFG: Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on V<sub>CC</sub>

power up or a reset condition at the RST/NMI pin in reset mode.

OFIFG: Flag set on oscillator fault

NMIIFG: Set via RST/NMI pin


Address	7	6	5	4	3	2	1	0
03h							UTXIFG0	URXIFG0
							rw-0	rw-0

URXIFG0: USART0: UART and SPI receive flag
UTXIFG0: USART0: UART and SPI transmit flag

## MSP430x12x MIXED SIGNAL MICROCONTROLLER

SLAS312C - JULY 2001 - REVISED SEPTEMBER 2004

#### module enable registers 1 and 2



URXE0: USART0: UART receive enable UTXE0: USART0: UART transmit enable

USPIE0: USART0: SPI (synchronous peripheral interface) transmit and receive enable

**Legend rw:** Bit can be read and written.

rw-0,1: Bit can be read and written. It is Reset or Set by PUC rw-(0,1): Bit can be read and written. It is Reset or Set by POR

SFR bit is not present in device.

#### memory organization

		MSP430F122	MSP430F123
Memory	Size	4KB Flash	8KB Flash
Main: interrupt vector	Flash	0FFFFh–0FFE0h	0FFFFh-0FFE0h
Main: code memory	Flash	0FFFFh–0F000h	0FFFFh-0E000h
Information memory	Size	256 Byte	256 Byte
	Flash	010FFh – 01000h	010FFh – 01000h
Boot memory	Size	1KB	1KB
	ROM	0FFFh – 0C00h	0FFFh – 0C00h
RAM	Size         256 Byte         256 Byte           02FFh - 0200h         02FFh - 0200h		,
Peripherals	16-bit	01FFh – 0100h	01FFh – 0100h
	8-bit	0FFh – 010h	0FFh – 010h
	8-bit SFR	0Fh – 00h	0Fh – 00h

## bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report *Features of the MSP430 Bootstrap Loader*, Literature Number SLAA089.

BSL Function	DW & PW Package Pins	RHB Package Pins
Data Transmit	22 - P1.1	22 - P1.1
Data Receive	10 - P2.2	8 - P2.2



#### flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0-n.
   Segments A and B are also called *information memory*.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.

#### peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, see the *MSP430x1xx Family User's Guide*, literature number SLAU049.

#### oscillator and system clock

The clock system in the MSP430x12x devices is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

#### digital I/O

There are three 8-bit I/O ports implemented—ports P1, P2, and P3 (only six port P2 I/O signals are available on external pins):

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of ports P1 and six bits of port P2.
- Read/write access to port-control registers is supported by all instructions.

#### NOTE:

Six bits of port P2, P2.0 to P2.5, are available on external pins – but all control and data bits for port P2 are implemented. Port P3 has no interrupt capability.

#### watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.



#### **USARTO**

The MSP430x12x devices have one hardware universal synchronous/asynchronous receive transmit (USART0) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels.

#### timer\_A3

Timer\_A3 is a 16-bit timer/counter with three capture/compare registers. Timer\_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer\_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

	Timer_A3 Signal Connections							
Input Pir	Number					Output Pin Number		
DW, PW	RHB	Device Input Signal	Module Input Name	Module Block	Module Output Signal	DW, PW	RHB	
21 - P1.0	21 - P1.0	TACLK	TACLK					
		ACLK	ACLK	<b></b>				
		SMCLK	SMCLK	Timer	NA			
9 - P2.1	7 - P2.1	INCLK	INCLK					
22 - P1.1	22 - P1.1	TA0	CCI0A			22 - P1.1	22 - P1.1	
10 - P2.2	8 - P2.2	TA0	CCI0B			26 - P1.5	26 - P1.5	
		DV <sub>SS</sub>	GND	CCR0	TA0			
		DV <sub>CC</sub>	V <sub>CC</sub>	1				
23 - P1.2	23 - P1.2	TA1	CCI1A			19 - P2.3	18 - P2.3	
		CAOUT (internal)	CCI1B			23 - P1.2	23 - P1.2	
		DV <sub>SS</sub>	GND	CCR1	TA1	27 - P1.6	27 - P1.6	
		DV <sub>CC</sub>	V <sub>CC</sub>					
24 - P1.3	24 - P1.3	TA2	CCI2A			20 - P2.4	19 - P2.4	
		ACLK (internal)	CCI2B			24 - P1.3	24 - P1.3	
		DV <sub>SS</sub>	GND	CCR2	TA2	28 - P1.7	28 - P1.7	
		DV <sub>CC</sub>	V <sub>CC</sub>	]				

## comparator\_A

The primary function of the comparator\_A module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.



# peripheral file map

PEF	IPHERALS WITH WORD ACCES	ss	
Timer_A	Reserved Reserved Reserved Reserved Reserved Capture/compare register Capture/compare register Capture/compare register Timer_A register Reserved Reserved Reserved Reserved Capture/compare control Capture/compare control Capture/compare control Timer_A control	TACCR2 TACCR1 TACCR0 TAR  TACCTL2 TACCTL1 TACCTL0 TACTL	017Eh 017Ch 017Ah 0178h 0176h 0174h 0172h 0170h 016Eh 016Ch 016Ah 0168h 0166h 0164h 0162h
Flash Memory	Timer_A interrupt vector Flash control 3 Flash control 2	FCTL3 FCTL2	012Eh 012Ch 012Ah
Watchdog	Flash control 1	FCTL1 WDTCTL	0128h 0120h
	Watchdog/timer control RIPHERALS WITH BYTE ACCES		012011
USART0	Transmit buffer Receive buffer Baud rate Baud rate Modulation control Receive control Transmit control USART control	UOTXBUF UORXBUF UOBR1 UOBR0 UOMCTL UORCTL UOTCTL UOCTL	077h 076h 075h 074h 073h 072h 071h 070h
Comparator_A	Comparator_A port disable Comparator_A control2 Comparator_A control1	CAPD CACTL2 CACTL1	05Bh 05Ah 059h
Basic Clock	Basic clock sys. control2 Basic clock sys. control1 DCO clock freq. control	BCSCTL2 BCSCTL1 DCOCTL	058h 057h 056h
Port P3	Port P3 selection Port P3 direction Port P3 output Port P3 input	P3SEL P3DIR P3OUT P3IN	01Bh 01Ah 019h 018h
Port P2	Port P2 selection Port P2 interrupt enable Port P2 interrupt edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input	P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h
Port P1	Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	026h 025h 024h 023h 022h 021h 020h



## peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS (CONTINUED)			
Special Function	Module enable2	ME2	005h
	Module enable1	ME1	004h
	SFR interrupt flag2	IFG2	003h
	SFR interrupt flag1	IFG1	002h
	SFR interrupt enable2	IE2	001h
	SFR interrupt enable1	IE1	000h

## absolute maximum ratings†

Voltage applied at V <sub>CC</sub> to V <sub>SS</sub>	–0.3 V to 4.1 V
Voltage applied to any pin (see Note)	0.3 V to V <sub>CC</sub> +0.3 V
Diode current at any device terminal	±2 mA
Storage temperature, T <sub>stq</sub> (unprogrammed device)	–55°C to 150°C
Storage temperature, T <sub>sta</sub> (programmed device)	–40°C to 85°C


<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to VSS. The JTAG fuse-blow voltage, VFB, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

#### recommended operating conditions

			MIN	NOM	MAX	UNITS
Supply voltage during program execution, V <sub>C</sub>	c (see Note 1)		1.8		3.6	٧
Supply voltage during program/erase flash memory, V <sub>CC</sub>			2.7		3.6	V
Supply voltage, V <sub>SS</sub>			0		V	
Operating free-air temperature range, T <sub>A</sub>			-40		85	°C
	LF mode selected, XTS=0	Watch crystal		32768		Hz
LFXT1 crystal frequency, f <sub>(LFXT1)</sub> (see Note 2)	VT4	Ceramic resonator	450		8000	
(See Note 2)	XT1 selected mode, XTS=1	Crystal	1000		8000	kHz
(MOLK sizes)		V <sub>CC</sub> = 1.8 V	dc		4.15	
Processor frequency f <sub>(system)</sub> (MCLK signal)		V <sub>CC</sub> = 3.6 V	dc		8	MHz

- NOTES: 1. The LFXT1 oscillator in LF-mode requires a resistor of 5.1 M $\Omega$  from XOUT to V<sub>SS</sub> when V<sub>CC</sub> <2.5 V. The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 4 MHz at V<sub>CC</sub> ≥ 2.2 V. The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 8 MHz at  $V_{CC} \ge 2.8 \text{ V}$ .
  - 2. The LFXT1 oscillator in LF-mode requires a watch crystal. The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or crystal.



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V<sub>CC</sub> of 2.7 V.

Figure 1. Frequency vs Supply Voltage, MSP430F12x



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

## supply current (into V<sub>CC</sub>) excluding external current

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		$T_A = -40$ °C +85°C, $f_{MCLK} = f_{(SMCLK)} = 1$ MHz,	V <sub>CC</sub> = 2.2 V		200	250	μ <b>A</b>
I <sub>(AM)</sub>	Active mode	<sub>f(ACLK)</sub> = 32,768 Hz, Program executes in Flash	V <sub>CC</sub> = 3 V		300	350	μΛ
, ,		$T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C},$	V <sub>CC</sub> = 2.2 V		3	5	^
		f <sub>(MCLK)</sub> = f <sub>(SMCLK)</sub> = f <sub>(ACLK)</sub> = 4096 Hz, Program executes in Flash	V <sub>CC</sub> = 3 V		11	18	μΑ
	Lawrence de (LDMO)	$T_A = -40^{\circ}C + 85^{\circ}C,$	V <sub>CC</sub> = 2.2 V		32	45	
I <sub>(CPUOff)</sub>	Low-power mode, (LPM0)	$f_{(MCLK)} = 0$ , $f_{(SMCLK)} = 1$ MHz, $f_{(ACLK)} = 32,768$ Hz	V <sub>CC</sub> = 3 V		55	70	μΑ
	$T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C},$ Low-power mode, (LPM2) $f_{(\text{MCLK})} = f_{(\text{SMCLK})} = 0 \text{ MHz},$	V <sub>CC</sub> = 2.2 V		11	14	4	
I <sub>(LPM2)</sub>		f(MCLK) = f(SMCLK) = 0 MHz, f(ACLK) = 32,768 Hz, SCG0 = 0	V <sub>CC</sub> = 3 V		17	22	μΑ
		$T_A = -40^{\circ}C$			8.0	1.2	μА
		T <sub>A</sub> = 25°C	$V_{CC} = 2.2 \text{ V}$		0.7	1	
	Low nower made (LDM2)	T <sub>A</sub> = 85°C			1.6	2.3	
I <sub>(LPM3)</sub>	Low-power mode, (LPM3)	$T_A = -40^{\circ}C$			1.8	2.2	
		T <sub>A</sub> = 25°C	V <sub>CC</sub> = 3 V		1.6	1.9	μΑ
		T <sub>A</sub> = 85°C			2.3	3.4	1
		$T_A = -40^{\circ}C$			0.1	0.5	
I <sub>(LPM4)</sub>	Low-power mode, (LPM4) $T_A = 25^{\circ}C$ $V_{CC} = 2.2$	V <sub>CC</sub> = 2.2 V/3 V		0.1	0.5	μΑ	
, ,		T <sub>A</sub> = 85°C			8.0	1.9	

NOTE: All inputs are tied to 0 V or  $V_{CC}$ . Outputs do not source or sink any current.

## current consumption of active mode versus system frequency

 $I_{AM} = I_{AM[1 \text{ MHz}]} \times f_{system} \text{ [MHz]}$ 

## current consumption of active mode versus supply voltage

 $I_{AM} = I_{AM[3\ V]} + 120\ \mu A/V \times (V_{CC} - 3\ V)$ 

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### Schmitt-trigger inputs Port P1 to Port P3; P1.0 to P1.7, P2.0 to P2.5, P3.0 to P3.7

	PARAMETER	V <sub>CC</sub>	MIN	TYP MA	UNIT
.,	Destition as its attention of the school destition	2.2 V	1.1	1.	
V <sub>IT+</sub>	Positive-going input threshold voltage	3 V	1.5	1.	) V
V <sub>IT</sub> _	Negative-going input threshold voltage	2.2 V	0.4	0.	9 V
		3 V	0.9	1.	
.,	Input valtage hyptogenia (V V V	2.2 V	0.3	1.	1 V
$V_{hys}$	Input voltage hysteresis, (V <sub>IT+</sub> – V <sub>IT-</sub> )	3 V	0.5		1 V

#### standard inputs - RST/NMI, TEST; JTAG: TCK, TMS, TDI/TCLK

	PARAMETER	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
	V <sub>IL</sub> Low-level input voltage	2.2 V/3 V	$V_{SS}$		V <sub>SS</sub> +0.6	V
Г	V <sub>IH</sub> High-level input voltage	2.2 V/3 V	0.8×V <sub>CC</sub>		$V_{CC}$	V

#### inputs Px.x, TAx

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		Port P1, P2: P1.x to P2.x, External	2.2 V/3 V	1.5			cycle
t <sub>(int)</sub>	External interrupt timing	trigger signal for the interrupt flag,	2.2 V	62			
		(see Note 1)	3 V	50			ns
	Timer_A, capture timing	TA0, TA1, TA2	2.2 V	62			
t <sub>(cap)</sub>			3 V	50			ns
	Timer_A clock frequency	TACLK INCLKA	2.2 V			8	N41.1-
f <sub>(TAext)</sub>	externally applied to pin	TACLK, INCLK $t_{(H)} = t_{(L)}$	3 V			10	MHz
	The A shall for any and	SMCLK or ACLK signal selected	2.2 V			8	N 41 1-
f <sub>(TAint)</sub>	Timer_A clock frequency		3 V			10	MHz

NOTES: 1. The external signal sets the interrupt flag every time the minimum tint cycle and time parameters are met. It may be set even with trigger signals shorter than t(int). Both the cycle and timing specifications must be met to ensure the flag is set. t(int) is measured in MCLK cycles.

## leakage current (see Notes 1 and 2)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
I Bulk Source de la classica comment	Port P1: P1.x, $0 \le x \le 7$	2.2 V/3 V			±50	4
I <sub>lkg(Px.x)</sub> High-impedance leakage current	Port P2: P2.x, $0 \le \times \le 5$	2.2 V/3 V			±50	nA

NOTES: 1. The leakage current is measured with  $V_{SS}$  or  $V_{CC}$  applied to the corresponding pin(s), unless otherwise noted.

2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### outputs Port 1 to Port 3; P1.0 to P1.7, P2.0 to P2.5, P3.0 to P3.7

	PARAMETER	TEST	CONDITIONS		MIN	TYP MAX	UNIT
		$I_{(OHmax)} = -1.5 \text{ mA}$	v 00V	See Note 1	V <sub>CC</sub> -0.25	$V_{CC}$	
V I Balt I and antended library	$I_{(OHmax)} = -6 \text{ mA}$	$V_{CC} = 2.2 \text{ V}$	See Note 2	V <sub>CC</sub> -0.6	$V_{CC}$	.,	
V <sub>OH</sub>	High-level output voltage	$I_{(OHmax)} = -1.5 \text{ mA}$	V3 V	See Note 1	V <sub>CC</sub> -0.25	V <sub>CC</sub>	V
		$I_{(OHmax)} = -6 \text{ mA}$		See Note 2	V <sub>CC</sub> -0.6	V <sub>CC</sub>	
		$I_{(OLmax)} = 1.5 \text{ mA}$	v 00V	See Note 1	$V_{SS}$	V <sub>SS</sub> +0.25	
l.,	Landana and and and and and the same	I <sub>(OLmax)</sub> = 6 mA	$V_{CC} = 2.2 \text{ V}$	See Note 2	$V_{SS}$	V <sub>SS</sub> +0.6	.,
V <sub>OL</sub> L		$I_{(OLmax)} = 1.5 \text{ mA}$	V 2V	See Note 1	$V_{SS}$	V <sub>SS</sub> +0.25	V
		I <sub>(OLmax)</sub> = 6 mA	$V_{CC} = 3 V$	See Note 2	$V_{SS}$	V <sub>SS</sub> +0.6	

- NOTES: 1. The maximum total current, I<sub>OHmax</sub> and I<sub>OLmax</sub>, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.
  - 2. The maximum total current, I<sub>OHmax</sub> and I<sub>OLmax</sub>, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

## outputs P1.x, P2.x, P3.x, TAx


I	PARAMETER	TEST	CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT	
f <sub>(P20)</sub>		P2.0/ACLK; C <sub>L</sub> = 20 pF		2.2 V/3 V			$f_{System}$		
f <sub>(TAx)</sub>	Output frequency	TA0, TA1, TA2; C <sub>L</sub> = 20 p Internal clock source, SM	ernal clock source, SMCLK signal applied (see Note 1)				f <sub>System</sub>	MHz	
			$f_{SMCLK} = f_{LFXT1} = f_{XT1}$		40%		60%		
		P1.4/SMCLK,	$f_{SMCLK} = f_{LFXT1} = f_{LF}$	2.2 V/3 V	2.2 V/3 V	35%		65%	
t <sub>(Xdc)</sub>	Duty cycle of O/P frequency	C <sub>L</sub> = 20 pF	f <sub>SMCLK</sub> = f <sub>LFXT1/n</sub>		50%– 15 ns	50%	50%+ 15 ns		
			f <sub>SMCLK</sub> = f <sub>DCOCLK</sub>	2.2 V/3 V	50%– 15 ns	50%	50%+ 15 ns		
			$f_{P20} = f_{LFXT1} = f_{XT1}$		40%		60%		
		P2.0/ACLK, C <sub>1</sub> = 20 pF	$f_{P20} = f_{LFXT1} = f_{LF}$	2.2 V/3 V	30%		70%		
		$f_{P20} = f_{LFXT1/n}$	$f_{P20} = f_{LFXT1/n}$			50%			
t <sub>(TAdc)</sub>		TA0, TA1, TA2; C <sub>L</sub> = 20 p	F, Duty cycle = 50%	2.2 V/3 V		0	±50	ns	

NOTE 1: The limits of the system clock MCLK has to be met. MCLK and SMCLK can have different frequencies.


electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

outputs - Ports P1, P2, and P3

# TYPICAL LOW-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT VOLTAGE



# TYPICAL LOW-LEVEL OUTPUT CURRENT




# TYPICAL HIGH-LEVEL OUTPUT CURRENT

## HIGH-LEVEL OUTPUT VOLTAGE OH - Typical High-Level Output Current - mA 0 $V_{CC} = 2.2 V$ P1.0 -8 -12 -16 -20 $T_A = 85^{\circ}C$ -24 T<sub>A</sub> = 25°C -28 0.0 1.0 1.5 2.0 2.5 V<sub>OH</sub> - High-Level Output Voltage - V

Figure 4

# **TYPICAL HIGH-LEVEL OUTPUT CURRENT**



NOTE: Only one output is loaded at a time.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### **USART** (see Note 1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>(τ)</sub>	USART: deglitch time	V <sub>CC</sub> = 2.2 V	200	430	800	
	OSART: degilich time	V <sub>CC</sub> = 3 V	150	280	500	ns

NOTE 1: The signal applied to the USART receive signal/terminal (URXD) should meet the timing requirements of  $t_{(\tau)}$  to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of  $t_{(\tau)}$ . The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD line.

#### wake-up from lower power modes (LPMx)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
t <sub>(LPM0)</sub>		$V_{CC} = 2.2 \text{ V/3 V}$			100		
t <sub>(LPM2)</sub>	1	$V_{CC} = 2.2 \text{ V/3 V}$			100		ns
	1	$f_{(MCLK)} = 1 MHz,$	$V_{CC} = 2.2 \text{ V/3 V}$			6	
t <sub>(LPM3)</sub>	Delay time (see Note 1)	$f_{(MCLK)} = 2 MHz,$	$V_{CC} = 2.2 \text{ V/3 V}$			6	μs
		$f_{(MCLK)} = 3 MHz,$	$V_{CC} = 2.2 \text{ V/3 V}$			6	
	7	$f_{(MCLK)} = 1 MHz,$	$V_{CC} = 2.2 \text{ V/3 V}$			6	
t <sub>(LPM4)</sub>		$f_{(MCLK)} = 2 MHz,$	$V_{CC} = 2.2 \text{ V/3 V}$			6	μs
		$f_{(MCLK)} = 3 MHz,$	$V_{CC} = 2.2 \text{ V/3 V}$			6	

NOTE 1: Parameter applicable only if DCOCLK is used for MCLK.

#### **RAM**

	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>(RAMh)</sub>	CPU halted (see Note 1)	1.6			V

NOTE 1: This parameter defines the minimum supply voltage V<sub>CC</sub> when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### Comparator\_A (see Note 1)


	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		CAON=1, CARSEL=0, CAREF=0	2.2 V		25	40	
I <sub>(DD)</sub>		CAON=1, CARSEL=0, CAREF=0	3 V		45	60	μΑ
I <sub>(Refladder/</sub>		CAON=1, CARSEL=0,	2.2 V		30	50	4
RefDiode)		CAREF=1/2/3, No load at P2.3/CA0/TA1 and P2.4/CA1/TA2	3 V		45	71	μΑ
V <sub>(IC)</sub>	Common-mode input voltage	CAON =1	2.2 V/3 V	0		V <sub>CC</sub> -1	V
V <sub>(Ref025)</sub>	Voltage at 0.25 V <sub>CC</sub> node	PCA0=1, CARSEL=1, CAREF=1, No load at P2.3/CA0/TA1 and P2.4/CA1/TA2	2.2 V/3 V	0.23	0.24	0.25	
V <sub>(Ref050)</sub>	Voltage at 0.5V <sub>CC</sub> node	PCA0=1, CARSEL=1, CAREF=2, No load at P2.3/CA0/TA1 and P2.4/CA1/TA2	2.2 V/3 V	0.47	0.48	0.5	
.,	·	PCA0=1, CARSEL=1, CAREF=3,	2.2 V	390	480	540	
V <sub>(RefVT)</sub>	(see Figure 6 and Figure 7)	No load at P2.3/CA0/TA1 and	3 V	400	490	550	mV
V <sub>(offset)</sub>	Offset voltage	See Note 2	2.2 V/3 V	-30		30	mV
V <sub>hys</sub>	Input hysteresis	CAON=1	2.2 V/3 V	0	0.7	1.4	mV
		T <sub>A</sub> = 25°C, Overdrive 10 mV,	2.2 V	160	210	300	ns
		Without filter: CAF=0	3 V	80	150	240	115
t(response LH)		T <sub>A</sub> = 25°C, Overdrive 10 mV,	2.2 V	1.4	1.9	3.4	
		With filter: CAF=1	3 V	0.9	1.5	2.6	μs
		T <sub>A</sub> = 25°C,	2.2 V	130	210	300	
		Overdrive 10 mV, without filter: CAF=0	3 V	80	150	240	ns
t(response HL)		T <sub>A</sub> = 25°C,	2.2 V	1.4	1.9	3.4	
		Overdrive 10 mV, with filter: CAF=1	3 V	0.9	1.5	2.6	μs

NOTES: 1. The leakage current for the Comparator\_A terminals is identical to  $I_{lkg(Px.x)}$  specification.



<sup>2.</sup> The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator\_A inputs on successive measurements. The two successive measurements are then summed together.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)






Figure 6.  $V_{(RefVT)}$  vs Temperature,  $V_{CC} = 3 V$ 

Figure 7.  $V_{(RefVT)}$  vs Temperature,  $V_{CC} = 2.2 \text{ V}$ 




Figure 8. Block Diagram of Comparator\_A Module




Figure 9. Overdrive Definition



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### **PUC/POR**

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
t(POR_Delay)	Internal time delay to release POR				150	250	μs
	V <sub>CC</sub> threshold at which POR	$T_A = -40^{\circ}C$		1.4		1.8	V
$V_{POR}$	release delay time begins	T <sub>A</sub> = 25°C		1.1		1.5	V
	(see Note 1)	T <sub>A</sub> = 85°C	$V_{CC} = 2.2 \text{ V/3 V}$	0.8		1.2	V
V <sub>(min)</sub>	V <sub>CC</sub> threshold required to generate a POR (see Note 2)	$V_{CC}  dV/dt  \ge 1V/ms$		0.2			٧
t <sub>(reset)</sub>	RST/NMI low time for PUC/POR	Reset is accepted internally		2			μs

NOTES: 1.  $V_{CC}$  rise time  $dV/dt \ge 1V/ms$ .

2. When driving  $V_{CC}$  low in order to generate a POR condition,  $V_{CC}$  should be driven to 200mV or lower with a dV/dt equal to or less than -1V/ms. The corresponding rising  $V_{CC}$  must also meet the dV/dt requirement equal to or greater than +1V/ms.




Figure 10. Power-On Reset (POR) vs Supply Voltage




Figure 11. V<sub>POR</sub> vs Temperature



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### **DCO**

PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
	D 0 000 0 MOD 0 000D 0 T 0500	2.2 V	0.08	0.12	0.15	N 41 1-
f <sub>(DCO03)</sub>	$R_{sel} = 0$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	3 V	0.08	0.13	0.16	MHz
f	$R_{sol} = 1$ , DCO = 3, MOD = 0, DCOR = 0, $T_{\Delta} = 25^{\circ}$ C	2.2 V	0.14	0.19	0.23	MHz
f <sub>(DCO13)</sub>	$ R_{sel}  = 1$ , $ DCO  = 3$ , $ MOD  = 0$ , $ DCOR  = 0$ , $ T_A  = 23$	3 V	0.14	0.18	0.22	IVITIZ
f <sub>(DCO23)</sub>	$R_{Sel} = 2$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}$ C	2.2 V	0.22	0.30	0.36	MHz
1(DCO23)	11sel - 2, 500 - 0, 1105 - 0, 50011 - 0, 1A - 25 0	3 V	0.22	0.28	0.34	IVII IZ
frages	$R_{Sel} = 3$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}$ C	2.2 V	0.37	0.49	0.59	MHz
f <sub>(DCO33)</sub>	11sel = 0, DOO = 0, MOD = 0, DOOM = 0, 1A = 20 0	3 V	0.37	0.47	0.56	IVII IZ
fraggray	$R_{Sel} = 4$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}$ C	2.2 V	0.61	0.77	0.93	MHz
f <sub>(DCO43)</sub>	n <sub>sel</sub> = 4, DCC = 3, NOD = 0, DCCh = 0, 1 <sub>A</sub> = 23 C	3 V	0.61	0.75	0.9	IVII IZ
f	$R_{Sel} = 5$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	2.2 V	1	1.2	1.5	MHz
f <sub>(DCO53)</sub>	n <sub>sel</sub> = 3, DCC = 3, NOD = 0, DCCh = 0, 1 <sub>A</sub> = 23 C	3 V	1	1.3	1.5	IVII IZ
f	$R_{Sel} = 6$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	2.2 V	1.6	1.9	2.2	MHz
f <sub>(DCO63)</sub>	n <sub>sel</sub> = 0, DCO = 3, NOD = 0, DCON = 0, 1 <sub>A</sub> = 23 C	3 V	1.69	2	2.29	IVII IZ
<b>f</b>	R <sub>Sel</sub> = 7, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	2.4	2.9	3.4	MHz
f <sub>(DCO73)</sub>	$  \mathbf{n}_{se}   = 7$ , $  \mathbf{DCO}   = 3$ , $  \mathbf{NOD}   = 0$ , $  \mathbf{DCOn}   = 0$ , $  \mathbf{T}_{A}   = 25$ C	3 V	2.7	3.2	3.65	IVITIZ
	D 7 DOO 7 MOD 0 DOOD 0 T 0500	2.2 V	4	4.5	4.9	N 41 1-
f <sub>(DCO77)</sub>	$R_{Sel} = 7$ , DCO = 7, MOD = 0, DCOR = 0, $T_A = 25$ °C	3 V	4.4	4.9	5.4	MHz
f <sub>(DCO47)</sub>	R <sub>sel</sub> = 4, DCO = 7, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V/3 V	F <sub>DCO40</sub> x1.7	F <sub>DCO40</sub> x2.1	F <sub>DCO40</sub> x2.5	MHz
S <sub>(Rsel)</sub>	$S_R = f_{Rsel+1}/f_{Rsel}$	2.2 V/3 V	1.35	1.65	2	
S <sub>(DCO)</sub>	$S_{DCO} = f_{DCO+1}/f_{DCO}$	2.2 V/3 V	1.07	1.12	1.16	ratio
6	Towns and the Royal A DOO O MOD O( N) (1)	2.2 V	-0.31	-0.36	-0.40	0/ /00
D <sub>t</sub>	Temperature drift, R <sub>sel</sub> = 4, DCO = 3, MOD = 0 (see Note 1)	3 V	-0.33	-0.38	-0.43	%/°C
D <sub>V</sub>	Drift with $V_{CC}$ variation, $R_{sel} = 4$ , $DCO = 3$ , $MOD = 0$ (see Note 1)	2.2 V/3 V	0	5	10	%/V

NOTES: 1. These parameters are not production tested.




Figure 12. DCO Characteristics

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### main DCO characteristics

- Individual devices have a minimum and maximum operation frequency. The specified parameters for  $f_{(DCOx0)}$  to  $f_{(DCOx7)}$  are valid for all devices.
- All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel0 overlaps Rsel1, ... Rsel6 overlaps Rsel7.
- DCO control bits DCO0, DCO1, and DCO2 have a step size as defined by parameter S<sub>DCO</sub>.
- Modulation control bits MOD0 to MOD4 select how often f<sub>(DCO+1)</sub> is used within the period of 32 DCOCLK cycles. The frequency f<sub>(DCO)</sub> is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{(DCO)} \times f_{(DCO+1)}}{MOD \times f_{(DCO)} + (32 - MOD) \times f_{(DCO+1)}}$$

#### DCO when using R<sub>OSC</sub> (see Note 1)

	-				
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN NOM	MAX	UNIT
f DCO output fraguancy	R <sub>sel</sub> = 4, DCO = 3, MOD = 0, DCOR = 1,	2.2 V	1.8±15%		MHz
f <sub>DCO</sub> , DCO output frequency	T <sub>A</sub> = 25°C	3 V	1.95±15%		MHz
D <sub>t</sub> , Temperature drift	R <sub>sel</sub> = 4, DCO = 3, MOD = 0, DCOR = 1	2.2 V/3 V	±0.1		%/°C
D <sub>v</sub> , Drift with V <sub>CC</sub> variation	R <sub>sel</sub> = 4, DCO = 3, MOD = 0, DCOR = 1	2.2 V/3 V	10		%/V

NOTES: 1.  $R_{OSC} = 100k\Omega$ . Metal film resistor, type 0257. 0.6 watt with 1% tolerance and  $T_K = \pm 50$ ppm/°C.

#### crystal oscillator, LFXT1

	PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
		XTS=0; LF mode selected. $V_{CC} = 2.2 \text{ V} / 3 \text{ V}$		12	1
C <sub>XIN</sub>	Input capacitance	XTS=1; XT1 mode selected. V <sub>CC</sub> = 2.2 V / 3 V (see Note 1)	9		pF
	O double associations	XTS=0; LF mode selected. $V_{CC} = 2.2 \text{ V} / 3 \text{ V}$		12	1
C <sub>XOUT</sub>	Output capacitance	XTS=1; XT1 mode selected. V <sub>CC</sub> = 2.2 V / 3 V (see Note 1)	2		pF
V <sub>IL</sub>	Input levels at VIN	V 2 2 V/2 V (200 Note 2)	V <sub>SS</sub>	0.2×V <sub>CC</sub>	V
$V_{IH}$	Input levels at XIN	V <sub>CC</sub> = 2.2 V/3 V (see Note 2)	0.8×V <sub>CC</sub>	V <sub>CC</sub>	V

NOTES: 1. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

2. Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

## **Flash Memory**

	PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	NOM	MAX	UNIT
V <sub>CC(PGM/</sub> ERASE)	Program and Erase supply voltage			2.7		3.6	٧
f <sub>FTG</sub>	Flash Timing Generator frequency			257		476	kHz
I <sub>PGM</sub>	Supply current from V <sub>CC</sub> during program		2.7 V/ 3.6 V		3	5	mA
I <sub>ERASE</sub>	Supply current from V <sub>CC</sub> during erase		2.7 V/ 3.6 V		3	7	mA
t <sub>CPT</sub>	Cumulative program time	see Note 1	2.7 V/ 3.6 V			4	ms
t <sub>CMErase</sub>	Cumulative mass erase time	see Note 2	2.7 V/ 3.6 V	200			ms
	Program/Erase endurance			10 <sup>4</sup>	10 <sup>5</sup>		cycles
t <sub>Retention</sub>	Data retention duration	T <sub>J</sub> = 25°C		100			years
t <sub>Word</sub>	Word or byte program time				35		
t <sub>Block, 0</sub>	Block program time for 1st byte or word				30		
t <sub>Block, 1-63</sub>	Block program time for each additional byte or word	and Nata O			21		
t <sub>Block</sub> , End	Block program end-sequence wait time	see Note 3			6		t <sub>FTG</sub>
t <sub>Mass Erase</sub>	Mass erase time				5297		
t <sub>Seg Erase</sub>	Segment erase time				4819		

- NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
  - The mass erase duration generated by the flash timing generator is at least 11.1ms (= 5297x1/f<sub>FTG</sub>,max = 5297x1/476kHz). To achieve the required cumulative mass erase time the Flash Controller's mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles are required).
  - 3. These values are hardwired into the Flash Controller's state machine;  $t_{FTG} = 1/f_{FTG}$ .

## **JTAG Interface**

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	NOM	MAX	UNIT
	TOK in and for some	and Make 4	2.2 V	0		5	MHz
TTCK	TCK input frequency	see Note 1	3 V	0		10	MHz
R <sub>Internal</sub>	Internal pull-down resistance on TEST	see Note 2	2.2 V/ 3 V	25	60	90	kΩ

NOTES: 1. f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

2. TEST pull-down resistor implemented in all versions.

#### JTAG Fuse (see Note 1)


	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	NOM	MAX	UNIT
V <sub>CC(FB)</sub>	Supply voltage during fuse-blow condition	T <sub>A</sub> = 25°C		2.5			V
$V_{FB}$	Voltage level on TEST for fuse-blow			6		7	V
I <sub>FB</sub>	Supply current into TEST during fuse blow					100	mA
t <sub>FB</sub>	Time to blow fuse					1	ms

NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.



## input/output schematic

## Port P1, P1.0 to P1.3, input/output with Schmitt-trigger




NOTE: x = Bit/identifier, 0 to 3 for port P1

P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	$V_{SS}$	P1IN.0	TACLK <sup>†</sup>	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	Out0 signal <sup>†</sup>	P1IN.1	CCI0A <sup>†</sup>	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 signal <sup>†</sup>	P1IN.2	CCI1A <sup>†</sup>	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	Out2 signal <sup>†</sup>	P1IN.3	CCI2A <sup>†</sup>	P1IE.3	P1IFG.3	P1IES.3

<sup>†</sup> Signal from or to Timer\_A

## input/output schematic (continued)

## Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features




P1Sel.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	unused	P1IE.4	P1IFG.4	P1IES.4
P1Sel.5	P1DIR.5	P1DIR.5	P1OUT.5	Out0 signal <sup>†</sup>	P1IN.5	unused	P1IE.5	P1IFG.5	P1IES.5
P1Sel.6	P1DIR.6	P1DIR.6	P1OUT.6	Out1 signal <sup>†</sup>	P1IN.6	unused	P1IE.6	P1IFG.6	P1IES.6
P1Sel.7	P1DIR.7	P1DIR.7	P1OUT.7	Out2 signal <sup>†</sup>	P1IN.7	unused	P1IE.7	P1IFG.7	P1IES.7

<sup>†</sup> Signal from or to Timer\_A

## input/output schematic (continued)

## Port P2, P2.0 to P2.2, input/output with Schmitt-trigger




PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	ACLK	P2IN.0	unused	P2IE.0	P2IFG.0	P1IES.0
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	V <sub>SS</sub>	P2IN.1	INCLK <sup>†</sup>	P2IE.1	P2IFG.1	P1IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	CAOUT	P2IN.2	CCI0B <sup>†</sup>	P2IE.2	P2IFG.2	P1IES.2

<sup>†</sup> Signal from or to Timer\_A



## input/output schematic (continued)

## Port P2, P2.3 to P2.4, input/output with Schmitt-trigger




PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out1 signal <sup>†</sup>	P2IN.3	unused	P2IE.3	P2IFG.3	P1IES.3
P2Sel.4	P2DIR.4	P2DIR.4	P2OUT.4	Out2 signal <sup>†</sup>	P2IN.4	unused	P2IE.4	P2IFG.4	P1IES.4

<sup>†</sup> Signal from Timer\_A

## input/output schematic (continued)


Port P2, P2.5, input/output with Schmitt-trigger and R<sub>OSC</sub> function for the Basic Clock module



Pn	Sel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2	Sel.5	P2DIR.5	P2DIR.5	P2OUT.5	$V_{SS}$	P2IN.5	unused	P2IE.5	P2IFG.5	P2IES.5

## input/output schematic (continued)

## Port P2, unbonded bits P2.6 and P2.7




NOTE: x = Bit/identifier, 6 to 7 for port P2 without external pins

P2Sel.x	P2DIR.x	DIRECTION- CONTROL FROM MODULE	P2OUT.x	MODULE X OUT	P2IN.x	MODULE X IN	P2IE.x	P2IFG.x	P2IES.x
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	$V_{SS}$	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	V <sub>SS</sub>	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7

NOTE: Unbonded bits 6 and 7 of port P2 can be used as interrupt flags. Only software can affect the interrupt flags. They work as software interrupts.

## input/output schematic (continued)


## port P3, P3.0 and P3.4 to P3.7, input/output with Schmitt-trigger



PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	FROL PnOUT.x MODUL		PnIN.x	MODULE X IN
P3Sel.0	P3DIR.0	$V_{SS}$	P3OUT.0	$V_{SS}$	P3IN.0	STE0
P3Sel.4	P3DIR.4	V <sub>CC</sub>	P3OUT.4	UTXD0 <sup>†</sup>	P3IN.4	Unused
P3Sel.5	P3DIR.5	$V_{SS}$	P3OUT.5	$V_{SS}$	P3IN.5	URXD0 <sup>‡</sup>
P3Sel.6	P3DIR.6	$V_{SS}$	P3OUT.6	V <sub>SS</sub>	P3IN.6	Unused
P3Sel.7	P3DIR.7	V <sub>SS</sub>	P3OUT.7	V <sub>SS</sub>	P3IN.7	Unused

<sup>†</sup> Output from USART0 module

## port P3, P3.1, input/output with Schmitt-trigger







<sup>‡</sup> Input to USART0 module

## input/output schematic (continued)

## port P3, P3.2, input/output with Schmitt-trigger



## port P3, P3.3, input/output with Schmitt-trigger



NOTE: UART mode: The UART clock can only be an input. If UART mode and UART function are selected, the P3.3/UCLK0 is always

an input.

SPI, slave mode: The clock applied to UCLK0 is used to shift data in and out.

SPI, master mode: The clock to shift data in and out is supplied to connected devices on pin P3.3/UCLK0 (in slave mode).

#### JTAG fuse check mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, a fuse check current, I<sub>TF</sub>, of 1 mA at 3 V, 2.5 mA at 5 V can flow from from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 13). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 13. Fuse Check Mode Current, MSP430F12x

#### NOTE:

The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also see the *bootstrap loader* section for more information.



www.ti.com 1-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
MSP430F122IDW	Active	Production	SOIC (DW)   28	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F122
MSP430F122IPW	Active	Production	TSSOP (PW)   28	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F122
MSP430F122IPWR	Active	Production	TSSOP (PW)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F122
MSP430F122IRHBR	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F122
MSP430F122IRHBT	Active	Production	VQFN (RHB)   32	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F122
MSP430F123IDW	Active	Production	SOIC (DW)   28	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F123
MSP430F123IDWR	Active	Production	SOIC (DW)   28	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F123
MSP430F123IPW	Active	Production	TSSOP (PW)   28	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F123
MSP430F123IPWR	Active	Production	TSSOP (PW)   28	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F123
MSP430F123IRHBR	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F123
MSP430F123IRHBT	Active	Production	VQFN (RHB)   32	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F123

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 1-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F122IPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430F122IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F122IRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F123IDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MSP430F123IPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430F123IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F123IRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com 5-Dec-2023




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F122IPWR	TSSOP	PW	28	2000	350.0	350.0	43.0
MSP430F122IRHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
MSP430F122IRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430F123IDWR	SOIC	DW	28	1000	350.0	350.0	66.0
MSP430F123IPWR	TSSOP	PW	28	2000	350.0	350.0	43.0
MSP430F123IRHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
MSP430F123IRHBT	VQFN	RHB	32	250	210.0	185.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MSP430F122IDW	DW	SOIC	28	20	506.98	12.7	4826	6.6
MSP430F122IPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430F123IDW	DW	SOIC	28	20	506.98	12.7	4826	6.6
MSP430F123IPW	PW	TSSOP	28	50	530	10.2	3600	3.5

DW (R-PDSO-G28)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



# DW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G28)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated