









**MAX3232E** SLLS664E - AUGUST 2005 - REVISED JUNE 2021

# MAX3232E 3-V to 5.5-V Multichannel RS-232 Line Driver and Receiver With ±15-kV IEC ESD Protection

#### 1 Features

- ESD protection for RS-232 bus pins
  - ±15 kV (HBM)
  - ±8 kV (IEC61000-4-2, Contact discharge)
  - ±15 kV (IEC61000-4-2, Air-gap discharge)
- Meets or exceeds the requirements of TIA/ EIA-232-F and ITU V.28 standards
- Operates with 3-V to 5.5-V V<sub>CC</sub> supply
- Operates up to 250 kbit/s
- Two drivers and two receivers
- Low supply current: 300 µA (typical)
- External capacitors: 4 × 0.1 µF
- Accepts 5-V logic input with 3.3-V supply
- Pin compatible to alternative high-speed devices (1 Mbit/s)
  - SN65C3232E (-40°C to +85°C)
  - SN75C3232E (0°C to 70°C)

## 2 Applications

- Industrial PCs
- Wired networking
- Data center and enterprise computing
- Battery-powered systems
- **Notebooks**
- Palmtop PCs
- Hand-held equipment

## 3 Description


The MAX3232E device consists of two line drivers. two-line receivers, and a dual charge-pump circuit with ±15-kV IEC ESD protection pin to pin (serial-port connection pins, including GND).

The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (D) (16)	9.90 mm × 3.91 mm
MAX3232E	SSOP (DB) (16)	6.20 mm × 5.30 mm
WAX3232E	SOIC (DW) (16)	10.30 mm × 7.50 mm
	TSSOP (PW) (16)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





## **Table of Contents**

1 Features	1	8.1 Overview	9
2 Applications		8.2 Functional Block Diagram	
3 Description		8.3 Feature Description	
4 Revision History		8.4 Device Functional Modes	
5 Pin Configuration and Functions	3	9 Application and Implementation	
6 Specifications	4	9.1 Application Information	
6.1 Absolute Maximum Ratings		9.2 Typical Application	
6.2 ESD Ratings		10 Power Supply Recommendations	
6.3 ESD Ratings - IEC Specifications		11 Layout	
6.4 Recommended Operating Conditions <sup>(1)</sup>	4	11.1 Layout Guidelines	
6.5 Thermal Information	<mark>5</mark>	11.2 Layout Example	13
6.6 Electrical Characteristics — Device(1)	<mark>5</mark>	12 Device and Documentation Support	14
6.7 Electrical Characteristics — Driver(1)	<mark>5</mark>	12.1 Receiving Notification of Documentation	
6.8 Electrical Characteristics — Receiver(2)		12.2 Support Resources	
6.9 Switching Characteristics <sup>(1)</sup>	6	12.3 Trademarks	14
6.10 Typical Characteristics		12.4 Electrostatic Discharge Caution	14
7 Parameter Measurement Information		12.5 Glossary	
8 Detailed Description	9	•	rks
4 Revision History  NOTE: Page numbers for previous revisions machine from Revision D (May 2017) to Rev  Added Applications: Industrial PCs, Wired p	vision E (J	une 2021)	
NOTE: Page numbers for previous revisions machine the Changes from Revision D (May 2017) to Review Added Applications: Industrial PCs, Wired note that Added the ESD Ratings - IEC Specifications	vision E (J networking, s table. Ad packages	une 2021) and Data center and enterprise computing ded a table note about 1-uF capacitor require	1 ement 4
<ul> <li>NOTE: Page numbers for previous revisions machine.</li> <li>Changes from Revision D (May 2017) to Revision D.</li> <li>Added Applications: Industrial PCs, Wired not added the ESD Ratings - IEC Specifications between V<sub>CC</sub> and GND for D, DB and PW p</li> </ul>	vision E (J networking, s table. Ad packages D, DB and	and Data center and enterprise computing ded a table note about 1-uF capacitor require PW packages in the <i>Thermal Information</i> tab	1 ement 4
<ul> <li>NOTE: Page numbers for previous revisions machine</li> <li>Changes from Revision D (May 2017) to Rev</li> <li>Added Applications: Industrial PCs, Wired note that the ESD Ratings - IEC Specifications between V<sub>CC</sub> and GND for D, DB and PW p</li> <li>Changed the thermal parameter values for I</li> </ul>	vision E (J networking, s table. Ad packages D, DB and evision D (	and Data center and enterprise computing ded a table note about 1-uF capacitor require PW packages in the <i>Thermal Information</i> tab	
<ul> <li>NOTE: Page numbers for previous revisions machine to the control of the control of</li></ul>	vision E (J networking, s table. Ad packages D, DB and evision D (	and Data center and enterprise computing  ded a table note about 1-uF capacitor require  PW packages in the <i>Thermal Information</i> tab  May 2017)  n of Table 9-1	1 ement 4 le5
<ul> <li>NOTE: Page numbers for previous revisions machine to the commendations of the co</li></ul>	rision E (Janetworking, stable. Advances D, DB and rision D (Vac columnation and les, Application and Device and Devic	and Data center and enterprise computing  ded a table note about 1-uF capacitor require  PW packages in the <i>Thermal Information</i> tab  May 2017)  n of Table 9-1	Page
<ul> <li>NOTE: Page numbers for previous revisions machine to the commendations of the co</li></ul>	evision E (Janetworking, stable. Address and packages D, DB and evision D (VCC columnates, Application and pevice and policies, Application	and Data center and enterprise computing  ded a table note about 1-uF capacitor require  PW packages in the <i>Thermal Information</i> tab  May 2017)  of Table 9-1  on C (May 2015)  d Functions section, ESD Ratings table, Featation and Implementation section, Power Sup d Documentation Support section, and Mechanical Support section, and Mechanical Support Su	Page
<ul> <li>NOTE: Page numbers for previous revisions machine the complex from Revision D (May 2017) to Revision D (May 2018) to Revision D (May 2017) to Revision D (May</li></ul>	evision E (Janetworking, stable. Addresses D, DB and evision D (VCC columnates, Application and Janethon B (Janethon B)	and Data center and enterprise computing  ded a table note about 1-uF capacitor require  PW packages in the <i>Thermal Information</i> tab  May 2017)  of Table 9-1  on C (May 2015)  d Functions section, ESD Ratings table, Featation and Implementation section, Power Sup d Documentation Support section, and Mechanical Support section, and Mechanical Support Su	Page1 Page1 Page1 Page1

Submit Document Feedback

Added Thermal Information table......5



# **5 Pin Configuration and Functions**




Figure 5-1. D, DW, DB and PW Package, 16-Pin SOIC, SSOP and TSSOP, Top View

Table 5-1. Pin Functions

	PIN	I/O	DESCRIPTION
NAME	NO.		DESCRIPTION
C1+	1	_	Positive lead of C1 capacitor
V+	2	0	Positive charge pump output for storage capacitor only
C1-	3	T -	Negative lead of C1 capacitor
C2+	4	_	Positive lead of C2 capacitor
C2-	5	_	Negative lead of C2 capacitor
V-	6	0	Negative charge pump output for storage capacitor only
DOUT2	7	0	RS232 line data output (to remote RS232 system)
RIN2	8	I	RS232 line data input (from remote RS232 system)
ROUT2	9	0	Logic data output (to UART)
DIN2	10	I	Logic data input (from UART)
DIN1	11	I	Logic data input (from UART)
ROUT1	12	0	Logic data output (to UART)
RIN1	13	I	RS232 line data input (from remote RS232 system)
DOUT1	14	0	RS232 line data output (to remote RS232 system)
GND	15	_	Ground
V <sub>CC</sub>	16	_	Supply Voltage, Connect to external 3-V to 5.5-V power supply



## **6 Specifications**

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>			-0.3	6	V
V+	Positive output supply voltage <sup>(2)</sup>			-0.3	7	V
V-	Negative output supply voltage <sup>(2)</sup>	gative output supply voltage <sup>(2)</sup>		0.3	-7	V
V+ - V-	Supply voltage difference <sup>(2)</sup>				13	V
V	Input voltage	Drivers		-0.3	6	V
V <sub>I</sub>	Input voltage	Drivers Receivers		-25	25	V
V	Outrot valta na	Drivers		-13.2	7 -7 13 6	V
Vo	Output voltage	Receivers		-0.3		V
TJ	Operating virtual junction temperature				150	°C
T <sub>stg</sub>	Storage temperature			-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

(2) All voltages are with respect to network GND.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/	All pins except RIN and DOUT	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	ESDA/JEDEC JS-001(1)	RIN and DOUT Pins	±15,000	V
* (ESD)	Eloculocidito dicolidi ge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	All pins	±1500	·

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 ESD Ratings - IEC Specifications

				VALUE	UNIT
V	Electrostatic discharge	IEC61000-4-2, Contact Discharge <sup>(1)</sup>	RS232 port pins (RIN, DOUT)	±8000	V
V (ESD)	Electrostatic discharge	IEC61000-4-2, Air-Gap Discharge <sup>(1)</sup>	RS232 port pins (RIN, DOUT)	±15,000	v

<sup>(1)</sup> For D, DB and PW packages only: Minimum of 1-μF capacitor is required between V<sub>CC</sub> and GND to meet the specified IEC 16000-4-2

## 6.4 Recommended Operating Conditions(1)

See Typical Operating Circuit and Capacitor Values.

				MIN	NOM	MAX	UNIT
	Supply voltage		V <sub>CC</sub> = 3.3 V	3	3.3	3.6	\/
			V <sub>CC</sub> = 5 V	4.5	5	5.5	V
\/	Driver high-level input voltage	DIN	V <sub>CC</sub> = 3.3 V	2		5.5	\/
V <sub>IH</sub>	Driver high-lever input voitage	DIN	V <sub>CC</sub> = 5 V	2.4		5.5	V
V <sub>IL</sub>	Driver low-level input voltage	DIN		0		8.0	V
VI	Receiver input voltage	RIN		-25		25	V

Product Folder Links: MAX3232E

Submit Document Feedback

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.4 Recommended Operating Conditions<sup>(1)</sup> (continued)

See Typical Operating Circuit and Capacitor Values.

			MIN	NOM MAX	UNIT
_	Operating free air temperature	MAX3232EC	0	70	°C
I'A	Operating free-air temperature	MAX3232EI	-40	85	

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V ± 0.5 V.

#### 6.5 Thermal Information

			MAX3232E				
	THERMAL METRIC(1)	PW (TSSOP)	D (SOIC)	DW (SOIC)	DB (SSOP)	UNIT	
		16 PINS	16 PINS	16 PINS	16 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.2	85.9	72.3	103.1	°C/W	
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	39.0	43.1	33.5	49.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	54.4	44.5	37.1	54.8	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	3.3	10.1	7.5	12	°C/W	
ΨЈВ	Junction-to-board characterization parameter	53.8	44.1	37.1	54.1	°C/W	
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.6 Electrical Characteristics — Device<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Typical Operating Circuit and Capacitor Values).

	PARAMETER	TEST CONDITIONS	MIN TYP(2)	MAX	UNIT
Icc	Supply current	No load, V <sub>CC</sub> = 3.3 V or 5 V	0.3	1	mA

- (1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.
- (2) All typical values are at  $V_{CC} = 3.3 \text{ V}$  or  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25 ^{\circ}\text{C}$ .

#### 6.7 Electrical Characteristics — Driver(1)

over operating free-air temperature range (unless otherwise noted) (see Typical Operating Circuit and Capacitor Values).

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = V <sub>CC</sub>	<b>-</b> 5	-5.4		V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = V <sub>CC</sub>			±0.01	±1	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND			±0.01	±1	μΑ
I <sub>OS</sub> (3)	Short-circuit output current	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0 V		±35	±60	mA
los (°	Short-circuit output current	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0 V		133	100	ША
r <sub>O</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V,	V <sub>O</sub> = ±2 V	300	10M		Ω

- (1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.
- (2) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.
- (3) All typical values are at  $V_{CC} = 3.3 \text{ V}$  or  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25 ^{\circ}\text{C}$ .



## 6.8 Electrical Characteristics — Receiver<sup>(2)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Typical Operating Circuit and Capacitor Values).

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 0.6	V <sub>CC</sub> - 0.1		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
\/	Positive-going input threshold voltage	V <sub>CC</sub> = 3.3 V		1.5	2.4	V
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>CC</sub> = 5 V		1.8	2.4	V
\/	Negative-going input threshold voltage	V <sub>CC</sub> = 3.3 V	0.6	1.2		V
V <sub>IT</sub>	Negative-going input the shoid voltage	V <sub>CC</sub> = 5 V	0.8	1.5		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.3		V
r <sub>i</sub>	Input resistance	V <sub>I</sub> = ±3 V to ±25 V	3	5	7	kΩ

## 6.9 Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Typical Operating Circuit and Capacitor Values)


	PARAMETER	TEST	MIN	TYP <sup>(2)</sup>	MAX	UNIT kbit/s	
	Maximum data rate	$ \begin{array}{ll} R_L = 3 \ k\Omega, & C_L = 1000 \ pF, \\ One \ DOUT \ switching, & see \ Driver \ Slew \ Rate \\ \end{array} $		150			250
t <sub>sk(p)</sub>	Driver pulse skew <sup>(3)</sup>	$R_L$ = 3 kΩ to 7 kΩ, see Driver Pulse Skew	C <sub>L</sub> = 150 pF to 2500 pF,		300		ns
SR(tr)	Driver slew rate, transition region (see Driver Slew Rate)	$R_1 = 3 k\Omega \text{ to } 7 k\Omega$	C <sub>L</sub> = 150 pF to 1000 pF	6	-	30	
		V <sub>CC</sub> = 3.3 V	C <sub>L</sub> = 150 pF to 2500 pF	4		30	V/µs
t <sub>PLH</sub>	Receiver propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF,	C <sub>1</sub> = 150 pF,				ns
t <sub>PHL</sub>	Receiver propagation delay time, high- to low-level output	see Receiver Propagation	Delay Times		300		ns
t <sub>sk(p)</sub>	Receiver pulse skew <sup>(3)</sup>				300		ns


Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

<sup>(2)</sup> 


# **6.10 Typical Characteristics**








### 7 Parameter Measurement Information




- A. C<sub>L</sub> includes probe and jig capacitance
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns

Figure 7-1. Driver Slew Rate



- A. C<sub>L</sub> includes probe and jig capacitance
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns

Figure 7-2. Driver Pulse Skew



- A.  $C_L$  includes probe and jig capacitance
- B. The pulse generator has the following characteristics:  $Z_O$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns

Figure 7-3. Receiver Propagation Delay Times




### **8 Detailed Description**

### 8.1 Overview

The MAX3232E device consists of two line drivers, two-line receivers, and a dual charge-pump circuit with IEC61000-4-2 ESD protection terminal to terminal (serial-port connection terminals, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate. Outputs are protected against shorts to ground.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V- pins using a charge pump that requires four external capacitors.

#### 8.3.2 RS232 Driver

Two drivers interface standard logic level to RS232 levels. Both DIN inputs must be valid high or low.

#### 8.3.3 RS232 Receiver

Two receivers interface RS232 levels to standard logic levels. An open input will result in a high output on ROUT. Each RIN input includes an internal standard RS232 load.



#### 8.4 Device Functional Modes

Table 8-1 and Table 8-2 list the functional modes of the drivers and receivers of MAX3232E.

Table 8-1. Each Driver<sup>(1)</sup>

	OUTPUT DOUT				
L	Н				
Н	L				

(1) H = high level, L = low level

Table 8-2. Each Receiver(1)

	OUTPUT ROUT				
L	Н				
Н	L				
Open	Н				

(1) H = high level, L = low level, Open = input disconnected or connected driver off




Figure 8-1. Logic Diagram

### 8.4.1 V<sub>CC</sub> Powered by 3 V to 5.5 V

The device is in normal operation.

## 8.4.2 $V_{CC}$ Unpowered, $V_{CC} = 0 V$

When MAX3232E is unpowered, it can be safely connected to an active remote RS232 device.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



### 9 Application and Implementation

#### **Note**


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

For proper operation, add capacitors as shown in Table 9-1.

### 9.2 Typical Application

ROUT and DIN connect to UART or general-purpose logic lines. RIN and DOUT lines connect to a RS232 connector or cable.



- A. C3 can be connected to V<sub>CC</sub> or GND
  - A. Resistor values shown are nominal.
  - B. Nonpolorized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

Figure 9-1. Typical Operating Circuit and Capacitor Values

 V<sub>CC</sub>
 C1
 C2, C3, C4

 3.3 V ± 0.3 V
 0.1 μF
 0.1 μF

 5 V ± 0.5 V
 0.047 μF
 0.33 μF

 3 V to 5.5 V
 0.1 μF
 0.47 μF

Table 9-1. VCC vs Capacitor Values

### 9.2.1 Design Requirements

The recommended  $V_{CC}$  is 3.3 V or 5 V. 3 V to 5.5 V is also possible

The maximum recommended bit rate is 250 kbit/s.

#### 9.2.2 Detailed Design Procedure

All DIN inputs must be connected to valid low or high logic levels.

Select capacitor values based on V<sub>CC</sub> level for best performance.

### 9.2.3 Application Curve

Figure 9-2 curves are for 3.3-V VCC and 250-kbit/s alternative bit data stream.




Figure 9-2. 250 kbit/s Driver to Receiver Loopback Timing Waveform, V<sub>CC</sub> = 3.3 V

## 10 Power Supply Recommendations

The supply voltage,  $V_{CC}$ , should be between 3 V and 5.5 V. Select the values of the charge-pump capacitors using Table 9-1.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# 11 Layout

## 11.1 Layout Guidelines

Keep the external capacitor traces short, specifically on the C1 and C2 nodes that have the fastest rise and fall times.

## 11.2 Layout Example




Figure 11-1. Layout Diagram



### 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

21-May-2025 www.ti.com

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
MAX3232ECD	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	0 to 70	MAX3232EC
MAX3232ECDBR	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	0 to 70	MP232EC
MAX3232ECDBR.A	Active	Production	SSOP (DB)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EC
MAX3232ECDBRG4.A	Active	Production	SSOP (DB)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EC
MAX3232ECDR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232EC
MAX3232ECDR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232EC
MAX3232ECDRE4	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232EC
MAX3232ECDW	Obsolete	Production	SOIC (DW)   16	-	-	Call TI	Call TI	0 to 70	MAX3232EC
MAX3232ECDWR	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232EC
MAX3232ECDWR.B	Active	Production	SOIC (DW)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232EC
MAX3232ECPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP232EC
MAX3232ECPWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EC
MAX3232ECPWRG4.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EC
MAX3232EID	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 85	MAX3232EI
MAX3232EIDBR	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EI
MAX3232EIDBR.A	Active	Production	SSOP (DB)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EI
MAX3232EIDBRE4	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EI
MAX3232EIDR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232EI
MAX3232EIDR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232EI
MAX3232EIDRG4.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232EI
MAX3232EIDW	Obsolete	Production	SOIC (DW)   16	-	-	Call TI	Call TI	-40 to 85	MAX3232EI
MAX3232EIDWR	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232EI
MAX3232EIDWR.B	Active	Production	SOIC (DW)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232EI
MAX3232EIPW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 85	MP232EI
MAX3232EIPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EI
MAX3232EIPWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EI
MAX3232EIPWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP232EI

 $<sup>\</sup>ensuremath{^{(1)}}$  Status: For more details on status, see our product life cycle.

## PACKAGE OPTION ADDENDUM

www.ti.com 21-May-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF MAX3232E:

Automotive : MAX3232E-Q1


NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 13-May-2025


### TAPE AND REEL INFORMATION



## 

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3232ECDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3232ECDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3232ECDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232ECDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232ECDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX3232ECPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3232ECPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3232EIDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3232EIDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3232EIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232EIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232EIDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX3232EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3232EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 13-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3232ECDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3232ECDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3232ECDR	SOIC	D	16	2500	356.0	356.0	35.0
MAX3232ECDR	SOIC	D	16	2500	356.0	356.0	35.0
MAX3232ECDWR	SOIC	DW	16	2000	350.0	350.0	43.0
MAX3232ECPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3232ECPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3232EIDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3232EIDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3232EIDR	SOIC	D	16	2500	356.0	356.0	35.0
MAX3232EIDR	SOIC	D	16	2500	356.0	356.0	35.0
MAX3232EIDWR	SOIC	DW	16	2000	350.0	350.0	43.0
MAX3232EIPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3232EIPWR	TSSOP	PW	16	2000	356.0	356.0	35.0

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated